Locking TLB entries can ensure that a memory access to a given region never incurs the penalty of a page table walk.<br /><br />这是ARM9 MMU参考中的一句,"page table walk"该如何理解呢? |
|