打印

看看这些警告是否可以做板

[复制链接]
13938|13
手机看帖
扫描二维码
随时随地手机跟帖
跳转到指定楼层
楼主
hgjsj|  楼主 | 2010-7-17 13:11 | 只看该作者 回帖奖励 |倒序浏览 |阅读模式
沙发
quanzou| | 2010-7-17 15:40 | 只看该作者
无图无真象.请自行评估

使用特权

评论回复
板凳
hgjsj|  楼主 | 2010-7-20 07:25 | 只看该作者
Design Rule Verification Report
Date : 2010/7/20
Time : 6:50:16
Elapsed Time : 00:00:03
Filename : E:\Êý×ÖСÇø\µç·ͼ\NET4.0\Documents\PCB3.5.0.5.PcbDoc
Warnings : 0
Rule Violations : 66

使用特权

评论回复
地板
hgjsj|  楼主 | 2010-7-20 07:25 | 只看该作者
Rule Violations Count
Room INTF3 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('INTF3')) 6
Room Core (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Core')) 42
Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All) 0
Clearance Constraint (Gap=7.874mil) (All),(All) 2
Width Constraint (Min=7.874mil) (Max=19.685mil) (Preferred=11.811mil) (All) 0
Hole Size Constraint (Min=1mil) (Max=100mil) (All) 14
Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All) 0
Un-Routed Net Constraint ( (All) ) 0
Short-Circuit Constraint (Allowed=No) (All),(All) 0
SMD Neck-Down Constraint (Percent=100%) (All) 2
Total 66

使用特权

评论回复
5
hgjsj|  楼主 | 2010-7-20 07:26 | 只看该作者
--------------------------------------------------------------------------------
Room INTF3 (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('INTF3'))
Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Back to top

使用特权

评论回复
6
hgjsj|  楼主 | 2010-7-20 07:27 | 只看该作者
Room Core (Bounding Region = (0mil, 0mil, 2000mil, 1000mil) (InComponentClass('Core'))
Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Room Definition Between Component on TopLayer And Rule on TopLayer

Back to top

使用特权

评论回复
7
hgjsj|  楼主 | 2010-7-20 07:28 | 只看该作者
Clearance Constraint (Gap=7.874mil) (All),(All)
Text "1" (4480mil,6290mil) Top Layer Pad TED1-2-1(4560mil,6320mil) Multi-Layer
Text "1" (4930mil,4520mil) Top Layer Pad TED2-2-1(4960mil,4440mil) Multi-Layer
Back to top

Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Hole Size Constraint: Pad Free-4(2132mil,3140mil) Multi-Layer

Hole Size Constraint: Pad Free-3(7772mil,3140mil) Multi-Layer

Hole Size Constraint: Pad Free-2(7772mil,7590mil) Multi-Layer

Hole Size Constraint: Pad Free-1(2132mil,7590mil) Multi-Layer

Hole Size Constraint: Pad U2-(6456.38mil,5990.236mil) Multi-Layer

Hole Size Constraint: Pad U2-(3503.624mil,5990.236mil) Multi-Layer

Hole Size Constraint: Pad U2-(6456.38mil,4769.764mil) Multi-Layer

Hole Size Constraint: Pad U2-(3503.624mil,4769.764mil) Multi-Layer

Hole Size Constraint: Pad J4-1-3(2304.094mil,6640mil) Multi-Layer

Hole Size Constraint: Pad J4-1-1(2560mil,6640mil) Multi-Layer

Hole Size Constraint: Pad U1-6-(6849.804mil,7329.016mil) Multi-Layer

Hole Size Constraint: Pad U1-6-(6399.804mil,7330.08mil) Multi-Layer

Hole Size Constraint: Via (6120mil,3200mil) Top Layer to Bottom Layer

Hole Size Constraint: Via (5636.064mil,3200mil) Top Layer to Bottom Layer

Back to top

SMD Neck-Down Constraint (Percent=100%) (All)
SMD Neck-Down Constraint Between Pad on TopLayer And Track on TopLayer

SMD Neck-Down Constraint Between Pad on TopLayer And Track on TopLayer

Back to top

使用特权

评论回复
8
hgjsj|  楼主 | 2010-7-20 07:35 | 只看该作者
请各位前辈指教,每段警告的含义,谢谢

使用特权

评论回复
9
acute1110| | 2010-7-20 09:32 | 只看该作者
嘎多,自己看帮助吧,这样问题大了,不是吓你,可能板子做出来是废板

使用特权

评论回复
10
hgjsj|  楼主 | 2010-7-20 15:18 | 只看该作者
楼上的兄弟,如何查询这些帮助

使用特权

评论回复
11
hgjsj|  楼主 | 2010-7-20 18:16 | 只看该作者
解决了,嘿嘿~~

使用特权

评论回复
12
黄jiajia| | 2010-7-21 16:59 | 只看该作者
:)

使用特权

评论回复
13
wang668| | 2010-7-23 17:50 | 只看该作者
呵呵

使用特权

评论回复
14
zzk529| | 2015-6-28 18:03 | 只看该作者
hgjsj 发表于 2010-7-20 18:16
解决了,嘿嘿~~

怎么解决的   呢

使用特权

评论回复
发新帖 我要提问
您需要登录后才可以回帖 登录 | 注册

本版积分规则

0

主题

141

帖子

1

粉丝