以下是运行testbench时提示的信息:
ERROR:HDLCompiler:559 - "F:/labsolution/labsolutions/verilog/lab3/time_const/loopback.v" Line 61: Could not find module/primitive <program1>.
ERROR:Simulator:778 - Static elaboration of top level Verilog design unit(s) in library work failed
Error: fuse executable failed