Day 1:
1. Process & Layout Related ESD Immunity Level
2. Whole-Chip ESD Protections
Day 2:
3. Output Pin ESD Protection Designs
4. Ultra Deep Submicron ESD Protections
Day 3:
5. CDM ESD Protection Designs
6. HV ESD Protection Designs
7. (ESD Cases Study)
8. Summary
感兴趣请跟我联系:13042110200,angela@fxmc.com |