本帖最后由 Go_PSoC 于 2011-5-30 23:07 编辑
Migrating project from CY8CKIT-001 to CY8CKIT-030 or CY8CKIT-050.
最近更新：2011 年 05 月 30 日
| | How do we make example project, designed to work on CY8CKit 001, work with CY8CKit-030 or CY8CKit-050? |
| The Boards CY8CKit-030 and CY8CKit-050 have a different architecture compared to the CY8CKit-001.This makes it necessary for some pin reassignments on an example project before they can be migrated from CY8Ckit-001 to Cy8CKit-030 or CY8CKit-050.
Differences between CY8CKit 030/050 and CY8CKit 001The CY8CKit 030/050 and the CY8CKit 001 are similar in functionality but have some differences in their pin assignments.The CY8CKit-001 is a board which has all the prototyping resources like the switches, LEDs and potentiometer connected to a header from where they require to be connected to the pins of the user’s choice.In the CY8CKit-030 and CY8CKit-050 the switches, LEDs and potentiometer are directly hard wired to specific pins on the device.
The table below shows how each prototyping resource is connected in the board.
| CY8CKit-001
| CY8CKit-030
| CY8CKit-050
| 开关
| Two switches connected to two pins on header P14.
| Two switches are hardwired on to pins P15[5] and P6[1] respectively
| Two switches are hardwired on to pins P15[5] and P6[1] respectively
| LEDs
| All four LEDS are brought out on to a header P14 and is expected to be connected to the output pins using jumper wires
| Two of the LEDs are hardwired to P6[2] and P6[3] respectively.The other two LEDs are brought out on the header P6
| Two of the LEDs are hardwired to P6[2] and P6[3] respectively.The other two LEDs are brought out on the header P6
| Potentiometer
| Brought out onto a pin named Vr on the header P14
| Hardwired to P6[5] and also brought out on the Vr pin on header P6
| Hardwired to P6[5] and also brought out on the Vr pin on header P6
| Capsense Buttons
| Two buttons on P0[5] and P0[6]
| Two buttons on P5[5] and P5[6]
| Two buttons on P5[5] and P5[6]
| Capsense Slider
| 5 element linear slider on P0[0:4]
| 5 element linear slider on P5[0:4]
| 5 element linear slider on P5[0:4]
| Modulation capacitor for CapSense
| For the PSoC3 processor module (CY8CKit-009), the Cmod is on P2[7] and for the PSoC5 processor module (CY8CKit-010) the Cmod is on P15[5]
| CMod on P6[4]
| CMod on P6[4]
|
The schematic snippet below gives a glimpse of the pin assignments for the different resources on the CY8CKIT-030 and CY8CKIT-001.
.bmp)
Changes required to an project to make it work in CY8CKit-030 or CY8CKit-050
Due to the differences in the architecture of the two boards, the projects that were supposed to work on the CY8CKit-001 would require modification to work for the CY8Ckit-030 or CY8CKit-050.The changes are all in reassignment of the pins.This can be achieved by merely changing the pin assignment in the project’s cydwr file.
1) Any digital inputs in the project that would be using the switches as input sources should be reassigned in the cydwr file to pins P15[5] and/or P6[1].
2) Any outputs that might require a connection to LEDs would require to be connected to P6[2] or P6[3].
3) If an analog input was part of the project which uses the potentiometer output, the pin should be reassigned to P6[5].Alternatively the connection could also be accomplished by using jumpers to connect the Vr pin on header P6 to the desired pin on the PSoC.
4) If the project involves CapSense Sensors.The buttons would have to be reassigned to P5[5] and P5[6].If a 5 element slider is used the slider sensors would have to be reassigned onto P5[0:4].The Cmod assignment should also be changed to P6[4].
5) Any other pin assignments that are made on Port 6 and Port 15 would have to be reassigned to other ports like Port0 or Port3.This is because Port 6 and Port 15 on the CY8CKit-030 and CY8CKit-050 are used to hardwire some of the components on the board.Also use of Port 0 or Port 3 would improve accessibility on the board for these signals.
6) For the pins that might be brought out as inputs or outputs, they can be accessed by use of the expansion connectors Port E and Port D on CY8CKit-030.Port E will constitute all the pins on Port0, Port3 and Port4 while Port D would constitute Port1, Port2 and Port5.
Figure below shows a screenshot for the best fit pin assignment on the CY8CKit-030 and CY8CKit-050.
.bmp)
|
|
|
楼主
标题置顶
标题高亮
