/******************************************************************************
* [url=home.php?mod=space&uid=288409]@file[/url] main.c
* [url=home.php?mod=space&uid=895143]@version[/url] V3.00
* $Revision: 7 $
* $Date: 15/01/16 11:44a $
* [url=home.php?mod=space&uid=247401]@brief[/url] Show how to read/program embedded flash by ISP function.
* @note
* Copyright (C) 2014 Nuvoton Technology Corp. All rights reserved.
*****************************************************************************/
#include <stdio.h>
#include "M071M.h"
#define PLLCON_SETTING CLK_PLLCON_50MHz_HXT
#define PLL_CLOCK 50000000
#define APROM_TEST_BASE 0x3000
#define APROM_TEST_END 0xF000
#define DATA_FLASH_TEST_BASE 0xF000
#define DATA_FLASH_TEST_END 0x11000
#define TEST_PATTERN 0x5A5A5A5A
#define CONFIG0_DFEN 0x01
#define CONFIG0_DFVSEN 0x04
void SYS_Init(void)
{
/*---------------------------------------------------------------------------------------------------------*/
/* Init System Clock */
/*---------------------------------------------------------------------------------------------------------*/
/* Enable Internal RC 22.1184MHz clock */
CLK_EnableXtalRC(CLK_PWRCON_OSC22M_EN_Msk);
/* Waiting for Internal RC clock ready */
CLK_WaitClockReady(CLK_CLKSTATUS_OSC22M_STB_Msk);
/* Switch HCLK clock source to Internal RC and HCLK source divide 1 */
CLK_SetHCLK(CLK_CLKSEL0_HCLK_S_HIRC, CLK_CLKDIV_HCLK(1));
/* Enable external XTAL 12MHz clock */
CLK_EnableXtalRC(CLK_PWRCON_XTL12M_EN_Msk);
/* Waiting for external XTAL clock ready */
CLK_WaitClockReady(CLK_CLKSTATUS_XTL12M_STB_Msk);
/* Set core clock as PLL_CLOCK from PLL */
CLK_SetCoreClock(PLL_CLOCK);
/* Enable UART module clock */
CLK_EnableModuleClock(UART0_MODULE);
/* Select UART module clock source */
CLK_SetModuleClock(UART0_MODULE, CLK_CLKSEL1_UART_S_HXT, CLK_CLKDIV_UART(1));
/*---------------------------------------------------------------------------------------------------------*/
/* Init I/O Multi-function */
/*---------------------------------------------------------------------------------------------------------*/
/* Set GPB multi-function pins for UART0 RXD and TXD */
SYS->GPB_MFP &= ~(SYS_GPB_MFP_PB0_Msk | SYS_GPB_MFP_PB1_Msk);
SYS->GPB_MFP |= SYS_GPB_MFP_PB0_UART0_RXD | SYS_GPB_MFP_PB1_UART0_TXD;
}
void UART_Init()
{
/*---------------------------------------------------------------------------------------------------------*/
/* Init UART */
/*---------------------------------------------------------------------------------------------------------*/
UART_Open(UART0, 115200);
}
static int SetDataFlashBase(uint32_t u32DFBA)
{
uint32_t au32Config[2];
/* Read current User Configuration */
FMC_ReadConfig(au32Config, 1);
/* Just return when Data Flash has been enabled */
if(!(au32Config[0] & 0x1))
return 0;
/* Enable User Configuration Update */
FMC_EnableConfigUpdate();
/* Erase User Configuration */
FMC_Erase(FMC_CONFIG_BASE);
/* Write User Configuration to Enable Data Flash */
/* Note: DFVSEN = 1, DATA Flash Size is 4K bytes
DFVSEN = 0, DATA Flash Size is based on CONFIG1 */
au32Config[0] &= ~(CONFIG0_DFEN | CONFIG0_DFVSEN);
au32Config[1] = u32DFBA;
if(FMC_WriteConfig(au32Config, 2))
return -1;
printf("\nSet Data Flash base as 0x%x.\n", FMC_ReadDataFlashBaseAddr());
/* Perform chip reset to make new User Config take effect */
SYS->IPRSTC1 |= SYS_IPRSTC1_CHIP_RST_Msk;
return 0;
}
int32_t FillDataPattern(uint32_t u32StartAddr, uint32_t u32EndAddr, uint32_t u32Pattern)
{
uint32_t u32Addr;
for(u32Addr = u32StartAddr; u32Addr < u32EndAddr; u32Addr += 4)
{
FMC_Write(u32Addr, u32Pattern);
}
return 0;
}
int32_t VerifyData(uint32_t u32StartAddr, uint32_t u32EndAddr, uint32_t u32Pattern)
{
uint32_t u32Addr;
uint32_t u32Data;
for(u32Addr = u32StartAddr; u32Addr < u32EndAddr; u32Addr += 4)
{
u32Data = FMC_Read(u32Addr);
if(u32Data != u32Pattern)
{
printf("\nFMC_Read data verify failed at address 0x%x, read=0x%x, expect=0x%x\n", u32Addr, u32Data, u32Pattern);
return -1;
}
}
return 0;
}
int32_t FlashTest(uint32_t u32StartAddr, uint32_t u32EndAddr, uint32_t u32Pattern)
{
uint32_t u32Addr;
for(u32Addr = u32StartAddr; u32Addr < u32EndAddr; u32Addr += FMC_FLASH_PAGE_SIZE)
{
printf(" Flash test address: 0x%x \r", u32Addr);
// Erase page
FMC_Erase(u32Addr);
// Verify if page contents are all 0xFFFFFFFF
if(VerifyData(u32Addr, u32Addr + FMC_FLASH_PAGE_SIZE, 0xFFFFFFFF) < 0)
{
printf("\nPage 0x%x erase verify failed!\n", u32Addr);
return -1;
}
// Write test pattern to fill the whole page
if(FillDataPattern(u32Addr, u32Addr + FMC_FLASH_PAGE_SIZE, u32Pattern) < 0)
{
printf("Failed to write page 0x%x!\n", u32Addr);
return -1;
}
// Verify if page contents are all equal to test pattern
if(VerifyData(u32Addr, u32Addr + FMC_FLASH_PAGE_SIZE, u32Pattern) < 0)
{
printf("\nData verify failed!\n ");
return -1;
}
FMC_Erase(u32Addr);
// Verify if page contents are all 0xFFFFFFFF
if(VerifyData(u32Addr, u32Addr + FMC_FLASH_PAGE_SIZE, 0xFFFFFFFF) < 0)
{
printf("\nPage 0x%x erase verify failed!\n", u32Addr);
return -1;
}
}
printf("\r Flash Test Passed. \n");
return 0;
}
int main()
{
uint32_t i, u32Data;
/* Unlock protected registers */
SYS_UnlockReg();
SYS_Init();
UART_Init();
/*
This sample code is used to show how to use StdDriver API to implement ISP functions.
*/
printf("\n\n");
printf("+----------------------------------------+\n");
printf("| M071M FMC Sample Code |\n");
printf("+----------------------------------------+\n");
//SYS_UnlockReg();
/* Enable FMC ISP function */
FMC_Open();
if(SetDataFlashBase(DATA_FLASH_TEST_BASE) < 0)
{
printf("Failed to set Data Flash base address!\n");
goto lexit;
}
/* Read BS */
printf(" Boot Mode ............................. ");
if(FMC_GetBootSource() == 0)
printf("[APROM]\n");
else
{
printf("[LDROM]\n");
printf(" WARNING: The driver sample code must execute in AP mode!\n");
goto lexit;
}
u32Data = FMC_ReadCID();
printf(" Company ID ............................ [0x%08x]\n", u32Data);
u32Data = FMC_ReadDID();
printf(" Device ID ............................. [0x%08x]\n", u32Data);
u32Data = FMC_ReadPID();
printf(" Product ID ............................ [0x%08x]\n", u32Data);
for(i = 0; i < 3; i++)
{
u32Data = FMC_ReadUID(i);
printf(" Unique ID %d ........................... [0x%08x]\n", i, u32Data);
}
for(i = 0; i < 4; i++)
{
u32Data = FMC_ReadUCID(i);
printf(" Unique Customer ID %d .................. [0x%08x]\n", i, u32Data);
}
/* Read User Configuration */
printf(" User Config 0 ......................... [0x%08x]\n", FMC_Read(FMC_CONFIG_BASE));
printf(" User Config 1 ......................... [0x%08x]\n", FMC_Read(FMC_CONFIG_BASE + 4));
/* Read Data Flash base address */
u32Data = FMC_ReadDataFlashBaseAddr();
printf(" Data Flash Base Address ............... [0x%08x]\n", u32Data);
printf("\n\nLDROM test =>\n");
FMC_EnableLDUpdate();
if(FlashTest(FMC_LDROM_BASE, FMC_LDROM_BASE + FMC_LDROM_SIZE, TEST_PATTERN) < 0)
{
printf("\n\nLDROM test failed!\n");
goto lexit;
}
FMC_DisableLDUpdate();
printf("\n\nAPROM test =>\n");
FMC_EnableAPUpdate();
if(FlashTest(APROM_TEST_BASE, APROM_TEST_END, TEST_PATTERN) < 0)
{
printf("\n\nAPROM test failed!\n");
goto lexit;
}
FMC_DisableAPUpdate();
printf("\n\nData Flash test =>\n");
if(FlashTest(DATA_FLASH_TEST_BASE, DATA_FLASH_TEST_END, TEST_PATTERN) < 0)
{
printf("\n\nUHB test failed!\n");
goto lexit;
}
lexit:
/* Disable FMC ISP function */
FMC_Close();
/* Lock protected registers */
SYS_LockReg();
printf("\nFMC Sample Code Completed.\n");
while(1);
}
/*** (C) COPYRIGHT 2014 Nuvoton Technology Corp. ***/
楼主
标题置顶
标题高亮
