本帖最后由 hiramlee 于 2013-1-30 15:57 编辑
710303980 发表于 2013-1-29 14:37
FPGA设计指南:器件、工具和流程.part1.rar少了。。。另外,感谢阿
已经重新上传 谢谢The OpenRISC 1200 is an implementation of OpenRISC 1000 processor family. The OR1200 is a 32-bit scalar RISC with Harvard microarchitecture, 5 stage integer pipeline, virtual memory support (MMU) and basic DSP capabilities. Default caches are 1-way direct-mapped 8KB data cache and 1-way direct-mapped 8KB instruction cache, each with 16-byte line size. Both caches are physically tagged. By default MMUs are implemented and they are constructed of 64-entry hash based 1-way direct-mapped data TLB and 64-entry hash based 1-way direct-mapped instruction TLB. Supplemental facilities include debug unit for real-time debugging, high resolution tick timer, programmable interrupt controller and power management support. General Microarchitecture - Central CPU/DSP block
- IEEE 754 compliant single precision FPU
- Direct mapped data cache
- Direct mapped instruction cache
- Data MMU based on hash-based DTLB
- Instruction MMU based on hash-based ITLB
- Power management unit and power management interface
- Tick timer
- Debug unit and development interface
- Interrupt controller and interrupt interface
- Instruction and Data WISHBONE B3 compliant interfaces
[edit]Status
源码解析.part33.rar
(4 MB)
源码解析.part32.rar
(4 MB)
源码解析.part31.rar
(4 MB)
源码解析.part30.rar
(4 MB)
源码解析.part29.rar
(4 MB)
源码解析.part28.rar
(4 MB)
源码解析.part27.rar
(4 MB)
源码解析.part26.rar
(4 MB)
源码解析.part25.rar
(4 MB)
源码解析.part24.rar
(4 MB)
源码解析.part23.rar
(4 MB)
源码解析.part22.rar
(4 MB)
源码解析.part21.rar
(4 MB)
源码解析.part20.rar
(4 MB)
源码解析.part19.rar
(4 MB)
源码解析.part18.rar
(4 MB)
源码解析.part17.rar
(4 MB)
源码解析.part16.rar
(4 MB)
源码解析.part15.rar
(4 MB)
源码解析.part14.rar
(4 MB)
源码解析.part13.rar
(4 MB)
源码解析.part12.rar
(4 MB)
源码解析.part11.rar
(4 MB)
源码解析.part10.rar
(4 MB)
源码解析.part09.rar
(4 MB)
源码解析.part08.rar
(4 MB)
源码解析.part07.rar
(4 MB)
源码解析.part06.rar
(4 MB)
源码解析.part05.rar
(4 MB)
源码解析.part04.rar
(4 MB)
源码解析.part03.rar
(4 MB)
源码解析.part02.rar
(4 MB)
源码解析.part01.rar
(4 MB)
源码解析.part34.rar
(475.73 KB)
wishbone-zh.pdf
(1.04 MB)
wishbone.pdf
(898.65 KB)
WISHBONE System-on-Chip (SoC).pdf
(898.65 KB)
wbspec-be.pdf
(898.65 KB)
wbspec_b3.pdf
(898.65 KB)
vmlinux详解.pdf
(202.76 KB)
UART-IP-使用说明.pdf
(139.39 KB)
sw-tutorial.pdf
(175.18 KB)
Source.rar
(1.57 MB)
SoC Debug.pdf
(787.69 KB)
Project_Voltage.pdf
(136.38 KB)
ordb2a-ep4ce22_schematic.pdf
(438.41 KB)
OR1200GNU交叉编译环境组成和建立.pdf
(622.94 KB)
OpenRisc系列教程.pdf
(172.43 KB)
openrisc--ha--tutorial-xilinx.pdf
(341.72 KB)
openrisc1200_supplementary_prm.pdf
(287.01 KB)
openrisc1200_spec.pdf
(754.78 KB)
Modelsim使用指南.pdf
(2.65 MB)
makefile.pdf
(562.02 KB)
hw-tutorial-altera.pdf
(329.18 KB)
Cygwin gcc构建Windows下类Unix开发平台.pdf
(890.14 KB)
Basic Custom OpenRISC System.pdf
(329.18 KB)
跟我一起写 Makefile.pdf
(562.02 KB)
or1200.rar
(3.27 MB)
|
辛苦楼主上传分享哈