module.......
...........
always
@ (posedge clk24)
if (!reset_l )
parity <= 'b0;
else if (trans_data_delay)
begin
crc_reg <= nextCRC7_D16（data_reg ，crc_reg );
parity_mid <= parity_mid ^data_reg[15]^data_reg[14]^data_reg[13]^data_reg[12]^data_reg[10]^data_reg[9]^data_reg[8]^data_reg[7]^data_reg[6]^data_reg[5]^data_reg[4]^data_reg[3]^data_reg[2]^data_reg[1];
end
..............
...............
function [6:0] nextCRC7_D16;
input [15:0] Data;
input [6:0] CRC;
reg [15:0] D;
reg [6:0] C;
reg [6:0] NewCRC;
begin
D = Data;
C = CRC;
NewCRC[0] = D[15] ^ D[13] ^ D[7] ^ D[6] ^ D[5] ^ D[4] ^ D[3] ^
D[1] ^ D[0] ^ C[4] ^ C[6];
NewCRC[1] = D[14] ^ D[8] ^ D[7] ^ D[6] ^ D[5] ^ D[4] ^ D[2] ^ D[1] ^
C[5];
NewCRC[2] = D[13] ^ D[9] ^ D[8] ^ D[4] ^ D[2] ^ D[1] ^ D[0] ^ C[0] ^
C[4];
NewCRC[3] = D[14] ^ D[10] ^ D[9] ^ D[5] ^ D[3] ^ D[2] ^ D[1] ^
C[0] ^ C[1] ^ C[5];
NewCRC[4] = D[15] ^ D[11] ^ D[10] ^ D[6] ^ D[4] ^ D[3] ^ D[2] ^
C[1] ^ C[2] ^ C[6];
NewCRC[5] = D[15] ^ D[13] ^ D[12] ^ D[11] ^ D[6] ^ D[1] ^ D[0] ^
C[2] ^ C[3] ^ C[4] ^ C[6];
NewCRC[6] = D[15] ^ D[14] ^ D[12] ^ D[6] ^ D[5] ^ D[4] ^ D[3] ^
D[2] ^ D[0] ^ C[3] ^ C[5] ^ C[6];
nextCRC7_D16 = NewCRC;
end
endfunction
endmodule
以上是部分程序,,,
错误提示:
ERROR:HDLCompilers:26 - "pcrc.v" line 71 unexpected token: 'nextCRC7_D16'
ERROR:HDLCompilers:26 - "pcrc.v" line 71 expecting ';', found ')'
ERROR: XST failed
请问函数调用有问题吗? 还是ISE 7.1 不支持
谢谢
|
楼主
标题置顶
标题高亮
