|
FPGA开发板，低价优惠预订中... 高手进来指点下这段程序啊! 谢谢<br />TABLE<br /> bit_two, ab =>out, bit_two;<br /> xyab, 1 =>0, xanb;<br /> xyab, 2 =>0, ynab;<br /> xanb, 3 =>0, xnanb;<br /> xanb, 0 =>3, xyab;<br /> ynab, 3 =>0, ynanb;<br /> ynab, 0 =>3, xyab;<br /> xnanb, 2 =>0, xnab;<br /> xnanb, 1 =>3, xyab;<br /> <br /> ynanb, 1 =>0, yanb;<br /> ynanb, 2 =>3, xyab;<br /> xnab, 0 =>1, xyab;<br /> xnab, 3 =>3, xyab;<br /> yanb, 0 =>2, xyab;<br /> yanb, 3 =>3, xyab;<br /> <br />END TABLE; <br />这段程序是什么意思啊 能否转换成VHDL啊<br /><br /><br /><br />先对输入值反向，这样初始输入均为‘00’状态，反向的目的是为了简化状态机的设计，节省资源。若是输入正确正转序列‘11’-‘10’-‘00’-‘01’-‘11，状态机输出10；若是输入正确反转序列‘11’-‘01’-‘00’-‘10’-‘11’，则输出01；若是错误序列，则输出11， |
楼主
