打印
[活动]

欢迎加入:2015年及以后毕业实习生招聘开始啦!

[复制链接]
1256|7
手机看帖
扫描二维码
随时随地手机跟帖
跳转到指定楼层
楼主
21ic小管家|  楼主 | 2014-3-10 14:10 | 只看该作者 回帖奖励 |倒序浏览 |阅读模式
TE, TI, IO, ST, AN
欢迎加入:2015年及以后毕业实习生招聘开始啦!

2015年及以后毕业实习生岗位:

1. Bench Validation Engineer (TI Beijing R&D Center)
http://my.yingjiesheng.com/job_363627.html

BASIC / KEY Qualifications:


· Require a BSEE degree or above with related experience at IC test field
· Strong skills of handling electronics measurement instruments
· Hardware development experience is a plus
· Lab automation experience is a plus (LabVIEW)
Responsibilities:
· Work out product bench validation plan at early phase of new product development
· Evaluate test solution and review with core team
· Develop test HW (considering test methodology and automation capability)
· Develop test software (Lab automation)
· First silicon 24Hrs wake-up test and 30 days full validation
· Support ATE/Application correlation test
· Collect characterization data over different test conditions

Requirements:
· Good understanding of the IC test methodology.
· Be familiar with some basic lab equipment (digital multi-meter, oscilloscope, source meter, power supply)
· Good written and verbal English (CET-4 at least)
· Good communication skills with cross functions and team work
· Good planning and documentation sense.
· Be flexible to support some work from other functions.
· Be flexible to travel (domestic and international)


2. Digital IC Design Intern (TI Beijing R&D Center)
http://my.yingjiesheng.com/job_363626.html

Requirements
1. Candidate must possess or be pursuing a Master’s degree in EE.
2. Graduation date of Fall 2014 or later
3. Understand VLSI design
3. Skilled at Hardware Description Language, Verilog/SystemVerilog/VHDL
4. Familiar with modern digital design flow
4. Self-motivated and good communication skills
5. Good written and verbal English

Responsibility
1. Verification
--Develop verification test bench with System Verilog/Verilog to improve test coverage
--Modify and reuse existing IP
--Improve existing verification/simulation environment
2. RTL design
--Fix and modify existing design using Verilog
3. Technical writing
--Update design spec
--Generate reports of test results
4. Communication
--Effective communication with team in China and US

了解详情请点击→http://www.deyisupport.com/blog/b/tihire/archive/2014/03/10/51635.aspx

相关帖子

沙发
mmuuss586| | 2014-3-10 14:12 | 只看该作者

使用特权

评论回复
板凳
孟令民| | 2014-3-10 14:22 | 只看该作者

使用特权

评论回复
地板
qin552011373| | 2014-3-10 17:36 | 只看该作者

使用特权

评论回复
5
luoxiao8302| | 2014-3-10 20:19 | 只看该作者
有没有网上兼职岗位,谢谢。         

使用特权

评论回复
6
hudi008| | 2014-3-11 23:40 | 只看该作者

使用特权

评论回复
7
hudi008| | 2014-3-11 23:41 | 只看该作者
招聘呢

使用特权

评论回复
8
keji1| | 2014-3-24 22:33 | 只看该作者
招聘,哈哈

使用特权

评论回复
发新帖 我要提问
您需要登录后才可以回帖 登录 | 注册

本版积分规则

个人签名:祝大家天天开❤ ///w/// 有问题咨询联系QQ:3326242524

2786

主题

6477

帖子

245

粉丝