|
手册里面的两段描述：<br /><br /><br />PLL Lock Time<br />The lock time is the time required for PLL output stabilization. The lock time should be bigger than 208us. After reset<br />and wake-up from STOP and SL_IDLE mode, respectively, the lock-time is inserted automatically by the internal<br />logic with lock time count register. The automatically inserted lock time is calculated as follows;<br /><br />PLL is turned on only when SLOW_BIT is 1.<br />After PLL stabilization time (minimum 150uS), SLOW_BIT<br />may be cleared to 0. |
|
楼主
