21ic电子技术开发论坛 › 综合技术交流 › 电子技术交流论坛 › 看看这个除法器能综合不？ 多谢
返回列表 发新帖我要提问

看看这个除法器能综合不？ 多谢

[复制链接]
3362|2
 楼主| gggman 发表于 2007-4-14 15:28 | 显示全部楼层 |阅读模式
除法器, Width, IDT, TI, npu
<br />--------------------------------------------------------------------------------/<br />--&nbsp;DESCRIPTION&nbsp;&nbsp;&nbsp;:&nbsp;&nbsp;Signed&nbsp;divider<br />--&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;A&nbsp;(A)&nbsp;input&nbsp;width&nbsp;:&nbsp;4<br />--&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;B&nbsp;(B)&nbsp;input&nbsp;width&nbsp;:&nbsp;4<br />--&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Q&nbsp;(data_out)&nbsp;output&nbsp;width&nbsp;:&nbsp;4<br />--&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DIV_BY_0&nbsp;(DIVz)&nbsp;output&nbsp;active&nbsp;:&nbsp;high<br />--&nbsp;Download&nbsp;from&nbsp;:&nbsp;&nbsp;http://www.pld.com.cn<br />--------------------------------------------------------------------------------/<br /><br /><br /><br />library&nbsp;IEEE;<br />use&nbsp;IEEE.std_logic_1164.all;<br />use&nbsp;IEEE.std_logic_unsigned.all;<br /><br />entity&nbsp;fpdiv&nbsp;is<br />&nbsp;&nbsp;&nbsp;&nbsp;port&nbsp;(<br />&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;DIVz:&nbsp;out&nbsp;STD_LOGIC;<br />&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;A:&nbsp;in&nbsp;STD_LOGIC_VECTOR&nbsp;(3&nbsp;downto&nbsp;0);<br />&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;B:&nbsp;in&nbsp;STD_LOGIC_VECTOR&nbsp;(3&nbsp;downto&nbsp;0);<br />&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;data_out:&nbsp;out&nbsp;STD_LOGIC_VECTOR&nbsp;(3&nbsp;downto&nbsp;0)<br />&nbsp;&nbsp;&nbsp;&nbsp;);<br />end&nbsp;fpdiv;<br /><br /><br />architecture&nbsp;fpdiv_arch&nbsp;of&nbsp;fpdiv&nbsp;is<br />signal&nbsp;R0&nbsp;:&nbsp;STD_LOGIC_VECTOR&nbsp;(5&nbsp;downto&nbsp;0);<br />signal&nbsp;R1&nbsp;:&nbsp;STD_LOGIC_VECTOR&nbsp;(5&nbsp;downto&nbsp;0);<br />signal&nbsp;R2&nbsp;:&nbsp;STD_LOGIC_VECTOR&nbsp;(5&nbsp;downto&nbsp;0);<br />signal&nbsp;R3&nbsp;:&nbsp;STD_LOGIC_VECTOR&nbsp;(5&nbsp;downto&nbsp;0);<br /><br />signal&nbsp;D0&nbsp;:&nbsp;STD_LOGIC_VECTOR&nbsp;(5&nbsp;downto&nbsp;0);<br />signal&nbsp;D1&nbsp;:&nbsp;STD_LOGIC_VECTOR&nbsp;(5&nbsp;downto&nbsp;0);<br />signal&nbsp;D2&nbsp;:&nbsp;STD_LOGIC_VECTOR&nbsp;(5&nbsp;downto&nbsp;0);<br />signal&nbsp;D3&nbsp;:&nbsp;STD_LOGIC_VECTOR&nbsp;(5&nbsp;downto&nbsp;0);<br /><br />signal&nbsp;Q_TEMP&nbsp;:&nbsp;STD_LOGIC_VECTOR&nbsp;(3&nbsp;downto&nbsp;0);<br />signal&nbsp;Z0&nbsp;:&nbsp;STD_LOGIC_VECTOR&nbsp;(2&nbsp;downto&nbsp;0);<br />signal&nbsp;Z1&nbsp;:&nbsp;STD_LOGIC_VECTOR&nbsp;(2&nbsp;downto&nbsp;0);<br />signal&nbsp;ZERO&nbsp;:&nbsp;STD_LOGIC;<br /><br />begin<br /><br /><br />&nbsp;&nbsp;&nbsp;&nbsp;Z0&nbsp;&lt=&nbsp;(others&nbsp;=&gt&nbsp;'0');<br />&nbsp;&nbsp;&nbsp;&nbsp;Z1&nbsp;&lt=&nbsp;(others&nbsp;=&gt&nbsp;'0');<br />&nbsp;&nbsp;&nbsp;&nbsp;D0&nbsp;&lt=&nbsp;Z0&nbsp;&&nbsp;B(2&nbsp;downto&nbsp;0);<br />&nbsp;&nbsp;&nbsp;&nbsp;R3&nbsp;&nbsp;&lt=&nbsp;Z1&nbsp;&&nbsp;A(2&nbsp;downto&nbsp;0);<br /><br />&nbsp;&nbsp;&nbsp;&nbsp;D1&nbsp;&lt=&nbsp;D0(4&nbsp;downto&nbsp;0)&nbsp;&&nbsp;'0';<br />&nbsp;&nbsp;&nbsp;&nbsp;D2&nbsp;&lt=&nbsp;D1(4&nbsp;downto&nbsp;0)&nbsp;&&nbsp;'0';<br />&nbsp;&nbsp;&nbsp;&nbsp;D3&nbsp;&lt=&nbsp;D2(4&nbsp;downto&nbsp;0)&nbsp;&&nbsp;'0';<br /><br />&nbsp;&nbsp;&nbsp;&nbsp;Q_TEMP(0)&nbsp;&lt=&nbsp;'1'&nbsp;when&nbsp;(R1&nbsp;&gt=&nbsp;D0)&nbsp;else&nbsp;'0';<br />&nbsp;&nbsp;&nbsp;&nbsp;Q_TEMP(1)&nbsp;&lt=&nbsp;'1'&nbsp;when&nbsp;(R2&nbsp;&gt=&nbsp;D1)&nbsp;else&nbsp;'0';<br />&nbsp;&nbsp;&nbsp;&nbsp;Q_TEMP(2)&nbsp;&lt=&nbsp;'1'&nbsp;when&nbsp;(R3&nbsp;&gt=&nbsp;D2)&nbsp;else&nbsp;'0';<br />&nbsp;&nbsp;&nbsp;&nbsp;Q_TEMP(3)&nbsp;&lt=&nbsp;A(3)&nbsp;xor&nbsp;B(3);<br /><br /><br />&nbsp;&nbsp;&nbsp;&nbsp;R2&nbsp;&lt=&nbsp;R3&nbsp;-&nbsp;D2&nbsp;when&nbsp;Q_TEMP(2)&nbsp;=&nbsp;'1'&nbsp;else&nbsp;R3;<br />&nbsp;&nbsp;&nbsp;&nbsp;R1&nbsp;&lt=&nbsp;R2&nbsp;-&nbsp;D1&nbsp;when&nbsp;Q_TEMP(1)&nbsp;=&nbsp;'1'&nbsp;else&nbsp;R2;<br />&nbsp;&nbsp;&nbsp;&nbsp;R0&nbsp;&lt=&nbsp;R1&nbsp;-&nbsp;D0&nbsp;when&nbsp;Q_TEMP(0)&nbsp;=&nbsp;'1'&nbsp;else&nbsp;R1;<br /><br />&nbsp;&nbsp;&nbsp;&nbsp;ZERO&nbsp;&lt=&nbsp;'1'&nbsp;when&nbsp;B(2&nbsp;downto&nbsp;0)&nbsp;=&nbsp;Z1&nbsp;else&nbsp;'0';<br />&nbsp;&nbsp;&nbsp;&nbsp;DIVz&nbsp;&lt=&nbsp;'1'&nbsp;when&nbsp;ZERO&nbsp;=&nbsp;'1'&nbsp;else&nbsp;'0';<br />&nbsp;&nbsp;&nbsp;&nbsp;data_out&nbsp;&lt=&nbsp;(others&nbsp;=&gt&nbsp;'0')&nbsp;when&nbsp;ZERO&nbsp;=&nbsp;'1'&nbsp;else&nbsp;Q_TEMP;<br />end&nbsp;fpdiv_arch;<br />
回复

收藏 举报

相关帖子
zhang123 发表于 2007-4-14 21:08 | 显示全部楼层

编译通过,只是不知道有没有实现功能

Info:&nbsp;*******************************************************************<br />Info:&nbsp;Running&nbsp;Quartus&nbsp;II&nbsp;Analysis&nbsp;&&nbsp;Synthesis<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Version&nbsp;6.0&nbsp;Build&nbsp;178&nbsp;04/27/2006&nbsp;SJ&nbsp;Full&nbsp;Version<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Processing&nbsp;started:&nbsp;Sat&nbsp;Apr&nbsp;14&nbsp;21:15:16&nbsp;2007<br />Info:&nbsp;Command:&nbsp;quartus_map&nbsp;--read_settings_files=on&nbsp;--write_settings_files=off&nbsp;fpdiv&nbsp;-c&nbsp;fpdiv<br />Info:&nbsp;Found&nbsp;2&nbsp;design&nbsp;units,&nbsp;including&nbsp;1&nbsp;entities,&nbsp;in&nbsp;source&nbsp;file&nbsp;fpdiv.vhd<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Found&nbsp;design&nbsp;unit&nbsp;1:&nbsp;fpdiv-fpdiv_arch<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Found&nbsp;entity&nbsp;1:&nbsp;fpdiv<br />Info:&nbsp;Elaborating&nbsp;entity&nbsp;&quot;fpdiv&quot;&nbsp;for&nbsp;the&nbsp;top&nbsp;level&nbsp;hierarchy<br />Warning&nbsp;(10036):&nbsp;Verilog&nbsp;HDL&nbsp;or&nbsp;VHDL&nbsp;warning&nbsp;at&nbsp;fpdiv.vhd(28):&nbsp;object&nbsp;&quot;R0&quot;&nbsp;assigned&nbsp;a&nbsp;value&nbsp;but&nbsp;never&nbsp;read<br />Warning&nbsp;(10036):&nbsp;Verilog&nbsp;HDL&nbsp;or&nbsp;VHDL&nbsp;warning&nbsp;at&nbsp;fpdiv.vhd(36):&nbsp;object&nbsp;&quot;D3&quot;&nbsp;assigned&nbsp;a&nbsp;value&nbsp;but&nbsp;never&nbsp;read<br />Info:&nbsp;Found&nbsp;1&nbsp;design&nbsp;units,&nbsp;including&nbsp;1&nbsp;entities,&nbsp;in&nbsp;source&nbsp;file&nbsp;../../../../altera6/quartus60/libraries/megafunctions/lpm_add_sub.tdf<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Found&nbsp;entity&nbsp;1:&nbsp;lpm_add_sub<br />Info:&nbsp;Elaborated&nbsp;megafunction&nbsp;instantiation&nbsp;&quot;lpm_add_sub:Add0&quot;<br />Info:&nbsp;Found&nbsp;1&nbsp;design&nbsp;units,&nbsp;including&nbsp;1&nbsp;entities,&nbsp;in&nbsp;source&nbsp;file&nbsp;../../../../altera6/quartus60/libraries/megafunctions/addcore.tdf<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Found&nbsp;entity&nbsp;1:&nbsp;addcore<br />Info:&nbsp;Elaborated&nbsp;megafunction&nbsp;instantiation&nbsp;&quot;lpm_add_sub:Add0|addcore:adder&quot;,&nbsp;which&nbsp;is&nbsp;child&nbsp;of&nbsp;megafunction&nbsp;instantiation&nbsp;&quot;lpm_add_sub:Add0&quot;<br />Info:&nbsp;Instantiated&nbsp;megafunction&nbsp;&quot;lpm_add_sub:Add0&quot;&nbsp;with&nbsp;the&nbsp;following&nbsp;parameter:<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Parameter&nbsp;&quot;LPM_WIDTH&quot;&nbsp;=&nbsp;&quot;7&quot;<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Parameter&nbsp;&quot;LPM_DIRECTION&quot;&nbsp;=&nbsp;&quot;ADD&quot;<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Parameter&nbsp;&quot;LPM_REPRESENTATION&quot;&nbsp;=&nbsp;&quot;UNSIGNED&quot;<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Parameter&nbsp;&quot;ONE_INPUT_IS_CONSTANT&quot;&nbsp;=&nbsp;&quot;NO&quot;<br />Info:&nbsp;Found&nbsp;1&nbsp;design&nbsp;units,&nbsp;including&nbsp;1&nbsp;entities,&nbsp;in&nbsp;source&nbsp;file&nbsp;../../../../altera6/quartus60/libraries/megafunctions/a_csnbuffer.tdf<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Found&nbsp;entity&nbsp;1:&nbsp;a_csnbuffer<br />Info:&nbsp;Elaborated&nbsp;megafunction&nbsp;instantiation&nbsp;&quot;lpm_add_sub:Add0|addcore:adder|a_csnbuffer:oflow_node&quot;,&nbsp;which&nbsp;is&nbsp;child&nbsp;of&nbsp;megafunction&nbsp;instantiation&nbsp;&quot;lpm_add_sub:Add0&quot;<br />Info:&nbsp;Instantiated&nbsp;megafunction&nbsp;&quot;lpm_add_sub:Add0&quot;&nbsp;with&nbsp;the&nbsp;following&nbsp;parameter:<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Parameter&nbsp;&quot;LPM_WIDTH&quot;&nbsp;=&nbsp;&quot;7&quot;<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Parameter&nbsp;&quot;LPM_DIRECTION&quot;&nbsp;=&nbsp;&quot;ADD&quot;<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Parameter&nbsp;&quot;LPM_REPRESENTATION&quot;&nbsp;=&nbsp;&quot;UNSIGNED&quot;<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Parameter&nbsp;&quot;ONE_INPUT_IS_CONSTANT&quot;&nbsp;=&nbsp;&quot;NO&quot;<br />Info:&nbsp;Elaborated&nbsp;megafunction&nbsp;instantiation&nbsp;&quot;lpm_add_sub:Add0|addcore:adder|a_csnbuffer:result_node&quot;,&nbsp;which&nbsp;is&nbsp;child&nbsp;of&nbsp;megafunction&nbsp;instantiation&nbsp;&quot;lpm_add_sub:Add0&quot;<br />Info:&nbsp;Instantiated&nbsp;megafunction&nbsp;&quot;lpm_add_sub:Add0&quot;&nbsp;with&nbsp;the&nbsp;following&nbsp;parameter:<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Parameter&nbsp;&quot;LPM_WIDTH&quot;&nbsp;=&nbsp;&quot;7&quot;<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Parameter&nbsp;&quot;LPM_DIRECTION&quot;&nbsp;=&nbsp;&quot;ADD&quot;<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Parameter&nbsp;&quot;LPM_REPRESENTATION&quot;&nbsp;=&nbsp;&quot;UNSIGNED&quot;<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Parameter&nbsp;&quot;ONE_INPUT_IS_CONSTANT&quot;&nbsp;=&nbsp;&quot;NO&quot;<br />Info:&nbsp;Elaborated&nbsp;megafunction&nbsp;instantiation&nbsp;&quot;lpm_add_sub:Add0|addcore:adder|addcore:adder[0]&quot;,&nbsp;which&nbsp;is&nbsp;child&nbsp;of&nbsp;megafunction&nbsp;instantiation&nbsp;&quot;lpm_add_sub:Add0&quot;<br />Info:&nbsp;Instantiated&nbsp;megafunction&nbsp;&quot;lpm_add_sub:Add0&quot;&nbsp;with&nbsp;the&nbsp;following&nbsp;parameter:<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Parameter&nbsp;&quot;LPM_WIDTH&quot;&nbsp;=&nbsp;&quot;7&quot;<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Parameter&nbsp;&quot;LPM_DIRECTION&quot;&nbsp;=&nbsp;&quot;ADD&quot;<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Parameter&nbsp;&quot;LPM_REPRESENTATION&quot;&nbsp;=&nbsp;&quot;UNSIGNED&quot;<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Parameter&nbsp;&quot;ONE_INPUT_IS_CONSTANT&quot;&nbsp;=&nbsp;&quot;NO&quot;<br />Info:&nbsp;Elaborated&nbsp;megafunction&nbsp;instantiation&nbsp;&quot;lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|a_csnbuffer:oflow_node&quot;,&nbsp;which&nbsp;is&nbsp;child&nbsp;of&nbsp;megafunction&nbsp;instantiation&nbsp;&quot;lpm_add_sub:Add0&quot;<br />Info:&nbsp;Instantiated&nbsp;megafunction&nbsp;&quot;lpm_add_sub:Add0&quot;&nbsp;with&nbsp;the&nbsp;following&nbsp;parameter:<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Parameter&nbsp;&quot;LPM_WIDTH&quot;&nbsp;=&nbsp;&quot;7&quot;<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Parameter&nbsp;&quot;LPM_DIRECTION&quot;&nbsp;=&nbsp;&quot;ADD&quot;<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Parameter&nbsp;&quot;LPM_REPRESENTATION&quot;&nbsp;=&nbsp;&quot;UNSIGNED&quot;<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Parameter&nbsp;&quot;ONE_INPUT_IS_CONSTANT&quot;&nbsp;=&nbsp;&quot;NO&quot;<br />Info:&nbsp;Elaborated&nbsp;megafunction&nbsp;instantiation&nbsp;&quot;lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|a_csnbuffer:result_node&quot;,&nbsp;which&nbsp;is&nbsp;child&nbsp;of&nbsp;megafunction&nbsp;instantiation&nbsp;&quot;lpm_add_sub:Add0&quot;<br />Info:&nbsp;Instantiated&nbsp;megafunction&nbsp;&quot;lpm_add_sub:Add0&quot;&nbsp;with&nbsp;the&nbsp;following&nbsp;parameter:<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Parameter&nbsp;&quot;LPM_WIDTH&quot;&nbsp;=&nbsp;&quot;7&quot;<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Parameter&nbsp;&quot;LPM_DIRECTION&quot;&nbsp;=&nbsp;&quot;ADD&quot;<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Parameter&nbsp;&quot;LPM_REPRESENTATION&quot;&nbsp;=&nbsp;&quot;UNSIGNED&quot;<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Parameter&nbsp;&quot;ONE_INPUT_IS_CONSTANT&quot;&nbsp;=&nbsp;&quot;NO&quot;<br />Info:&nbsp;Found&nbsp;1&nbsp;design&nbsp;units,&nbsp;including&nbsp;1&nbsp;entities,&nbsp;in&nbsp;source&nbsp;file&nbsp;../../../../altera6/quartus60/libraries/megafunctions/altshift.tdf<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Found&nbsp;entity&nbsp;1:&nbsp;altshift<br />Info:&nbsp;Elaborated&nbsp;megafunction&nbsp;instantiation&nbsp;&quot;lpm_add_sub:Add0|altshift:result_ext_latency_ffs&quot;,&nbsp;which&nbsp;is&nbsp;child&nbsp;of&nbsp;megafunction&nbsp;instantiation&nbsp;&quot;lpm_add_sub:Add0&quot;<br />Info:&nbsp;Instantiated&nbsp;megafunction&nbsp;&quot;lpm_add_sub:Add0&quot;&nbsp;with&nbsp;the&nbsp;following&nbsp;parameter:<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Parameter&nbsp;&quot;LPM_WIDTH&quot;&nbsp;=&nbsp;&quot;7&quot;<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Parameter&nbsp;&quot;LPM_DIRECTION&quot;&nbsp;=&nbsp;&quot;ADD&quot;<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Parameter&nbsp;&quot;LPM_REPRESENTATION&quot;&nbsp;=&nbsp;&quot;UNSIGNED&quot;<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Parameter&nbsp;&quot;ONE_INPUT_IS_CONSTANT&quot;&nbsp;=&nbsp;&quot;NO&quot;<br />Info:&nbsp;Elaborated&nbsp;megafunction&nbsp;instantiation&nbsp;&quot;lpm_add_sub:Add0|altshift:carry_ext_latency_ffs&quot;,&nbsp;which&nbsp;is&nbsp;child&nbsp;of&nbsp;megafunction&nbsp;instantiation&nbsp;&quot;lpm_add_sub:Add0&quot;<br />Info:&nbsp;Instantiated&nbsp;megafunction&nbsp;&quot;lpm_add_sub:Add0&quot;&nbsp;with&nbsp;the&nbsp;following&nbsp;parameter:<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Parameter&nbsp;&quot;LPM_WIDTH&quot;&nbsp;=&nbsp;&quot;7&quot;<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Parameter&nbsp;&quot;LPM_DIRECTION&quot;&nbsp;=&nbsp;&quot;ADD&quot;<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Parameter&nbsp;&quot;LPM_REPRESENTATION&quot;&nbsp;=&nbsp;&quot;UNSIGNED&quot;<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Parameter&nbsp;&quot;ONE_INPUT_IS_CONSTANT&quot;&nbsp;=&nbsp;&quot;NO&quot;<br />Info:&nbsp;Elaborated&nbsp;megafunction&nbsp;instantiation&nbsp;&quot;lpm_add_sub:Add1&quot;<br />Info:&nbsp;Ignored&nbsp;8&nbsp;buffer(s)<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Ignored&nbsp;8&nbsp;SOFT&nbsp;buffer(s)<br />Info:&nbsp;Implemented&nbsp;19&nbsp;device&nbsp;resources&nbsp;after&nbsp;synthesis&nbsp;-&nbsp;the&nbsp;final&nbsp;resource&nbsp;count&nbsp;might&nbsp;be&nbsp;different<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Implemented&nbsp;8&nbsp;input&nbsp;pins<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Implemented&nbsp;5&nbsp;output&nbsp;pins<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Implemented&nbsp;6&nbsp;macrocells<br />Info:&nbsp;Quartus&nbsp;II&nbsp;Analysis&nbsp;&&nbsp;Synthesis&nbsp;was&nbsp;successful.&nbsp;0&nbsp;errors,&nbsp;2&nbsp;warnings<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Processing&nbsp;ended:&nbsp;Sat&nbsp;Apr&nbsp;14&nbsp;21:15:34&nbsp;2007<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Elapsed&nbsp;time:&nbsp;00:00:19<br />Info:&nbsp;*******************************************************************<br />Info:&nbsp;Running&nbsp;Quartus&nbsp;II&nbsp;Fitter<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Version&nbsp;6.0&nbsp;Build&nbsp;178&nbsp;04/27/2006&nbsp;SJ&nbsp;Full&nbsp;Version<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Processing&nbsp;started:&nbsp;Sat&nbsp;Apr&nbsp;14&nbsp;21:15:46&nbsp;2007<br />Info:&nbsp;Command:&nbsp;quartus_fit&nbsp;--read_settings_files=off&nbsp;--write_settings_files=off&nbsp;fpdiv&nbsp;-c&nbsp;fpdiv<br />Info:&nbsp;Selected&nbsp;device&nbsp;EPM3064ATC44-10&nbsp;for&nbsp;design&nbsp;&quot;fpdiv&quot;<br />Info:&nbsp;Quartus&nbsp;II&nbsp;Fitter&nbsp;was&nbsp;successful.&nbsp;0&nbsp;errors,&nbsp;0&nbsp;warnings<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Processing&nbsp;ended:&nbsp;Sat&nbsp;Apr&nbsp;14&nbsp;21:15:48&nbsp;2007<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Elapsed&nbsp;time:&nbsp;00:00:03<br />Info:&nbsp;*******************************************************************<br />Info:&nbsp;Running&nbsp;Quartus&nbsp;II&nbsp;Assembler<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Version&nbsp;6.0&nbsp;Build&nbsp;178&nbsp;04/27/2006&nbsp;SJ&nbsp;Full&nbsp;Version<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Processing&nbsp;started:&nbsp;Sat&nbsp;Apr&nbsp;14&nbsp;21:15:54&nbsp;2007<br />Info:&nbsp;Command:&nbsp;quartus_asm&nbsp;--read_settings_files=off&nbsp;--write_settings_files=off&nbsp;fpdiv&nbsp;-c&nbsp;fpdiv<br />Info:&nbsp;Assembler&nbsp;is&nbsp;generating&nbsp;device&nbsp;programming&nbsp;files<br />Info:&nbsp;Quartus&nbsp;II&nbsp;Assembler&nbsp;was&nbsp;successful.&nbsp;0&nbsp;errors,&nbsp;0&nbsp;warnings<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Processing&nbsp;ended:&nbsp;Sat&nbsp;Apr&nbsp;14&nbsp;21:15:56&nbsp;2007<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Elapsed&nbsp;time:&nbsp;00:00:03<br />Info:&nbsp;*******************************************************************<br />Info:&nbsp;Running&nbsp;Quartus&nbsp;II&nbsp;Timing&nbsp;Analyzer<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Version&nbsp;6.0&nbsp;Build&nbsp;178&nbsp;04/27/2006&nbsp;SJ&nbsp;Full&nbsp;Version<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Processing&nbsp;started:&nbsp;Sat&nbsp;Apr&nbsp;14&nbsp;21:16:00&nbsp;2007<br />Info:&nbsp;Command:&nbsp;quartus_tan&nbsp;--read_settings_files=off&nbsp;--write_settings_files=off&nbsp;fpdiv&nbsp;-c&nbsp;fpdiv<br />Info:&nbsp;Started&nbsp;post-fitting&nbsp;delay&nbsp;annotation<br />Info:&nbsp;Delay&nbsp;annotation&nbsp;completed&nbsp;successfully<br />Warning:&nbsp;Timing&nbsp;Analysis&nbsp;does&nbsp;not&nbsp;support&nbsp;the&nbsp;analysis&nbsp;of&nbsp;latches&nbsp;as&nbsp;synchronous&nbsp;elements&nbsp;for&nbsp;the&nbsp;currently&nbsp;selected&nbsp;device&nbsp;family<br />Info:&nbsp;Longest&nbsp;tpd&nbsp;from&nbsp;source&nbsp;pin&nbsp;&quot;B[0]&quot;&nbsp;to&nbsp;destination&nbsp;pin&nbsp;&quot;data_out[0]&quot;&nbsp;is&nbsp;10.900&nbsp;ns<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;1:&nbsp;+&nbsp;IC(0.000&nbsp;ns)&nbsp;+&nbsp;CELL(1.400&nbsp;ns)&nbsp;=&nbsp;1.400&nbsp;ns;&nbsp;Loc.&nbsp;=&nbsp;PIN_10;&nbsp;Fanout&nbsp;=&nbsp;13;&nbsp;PIN&nbsp;Node&nbsp;=&nbsp;'B[0]'<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;2:&nbsp;+&nbsp;IC(2.300&nbsp;ns)&nbsp;+&nbsp;CELL(1.200&nbsp;ns)&nbsp;=&nbsp;4.900&nbsp;ns;&nbsp;Loc.&nbsp;=&nbsp;LC2;&nbsp;Fanout&nbsp;=&nbsp;1;&nbsp;COMB&nbsp;Node&nbsp;=&nbsp;'data_out~810'<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;3:&nbsp;+&nbsp;IC(0.000&nbsp;ns)&nbsp;+&nbsp;CELL(4.200&nbsp;ns)&nbsp;=&nbsp;9.100&nbsp;ns;&nbsp;Loc.&nbsp;=&nbsp;LC3;&nbsp;Fanout&nbsp;=&nbsp;1;&nbsp;COMB&nbsp;Node&nbsp;=&nbsp;'data_out~809'<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;4:&nbsp;+&nbsp;IC(0.000&nbsp;ns)&nbsp;+&nbsp;CELL(1.800&nbsp;ns)&nbsp;=&nbsp;10.900&nbsp;ns;&nbsp;Loc.&nbsp;=&nbsp;PIN_5;&nbsp;Fanout&nbsp;=&nbsp;0;&nbsp;PIN&nbsp;Node&nbsp;=&nbsp;'data_out[0]'<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Total&nbsp;cell&nbsp;delay&nbsp;=&nbsp;8.600&nbsp;ns&nbsp;(&nbsp;78.90&nbsp;%&nbsp;)<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Total&nbsp;interconnect&nbsp;delay&nbsp;=&nbsp;2.300&nbsp;ns&nbsp;(&nbsp;21.10&nbsp;%&nbsp;)<br />Info:&nbsp;Quartus&nbsp;II&nbsp;Timing&nbsp;Analyzer&nbsp;was&nbsp;successful.&nbsp;0&nbsp;errors,&nbsp;1&nbsp;warning<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Processing&nbsp;ended:&nbsp;Sat&nbsp;Apr&nbsp;14&nbsp;21:16:01&nbsp;2007<br />&nbsp;&nbsp;&nbsp;&nbsp;Info:&nbsp;Elapsed&nbsp;time:&nbsp;00:00:03<br />Info:&nbsp;Quartus&nbsp;II&nbsp;Full&nbsp;Compilation&nbsp;was&nbsp;successful.&nbsp;0&nbsp;errors,&nbsp;3&nbsp;warnings
回复

收藏 举报

 楼主| gggman 发表于 2007-4-26 13:26 | 显示全部楼层

是啊

的确是啊&nbsp;<br />应该是不可实现的吧<br />
回复

收藏 举报

返回列表 发新帖
高级模式
B Color Image Link Quote Code Smilies
您需要登录后才可以回帖 登录 | 注册

本版积分规则

gggman

12

主题

13

帖子

0

粉丝
快速回复 在线客服 返回列表 返回顶部