![Image](/./qsource/plugin/uhome/template/assets/img/user_home_headerbg.jpg)
VHDL类属参数在verilog中怎么对应?
2010-11-10 17:07
- FPGA论坛
- 2
- 3004
![](https://bbs.21ic.com/static/image/common/icon_quote_m_s.gif)
![](https://bbs.21ic.com/static/image/common/icon_quote_m_e.gif)
CMOS传感器采集图像数据如何传到SDRAM中
2010-11-10 15:41
- EDA 技术
- 2
- 2102
![](https://bbs.21ic.com/static/image/common/icon_quote_m_s.gif)
![](https://bbs.21ic.com/static/image/common/icon_quote_m_e.gif)
![](https://bbs.21ic.com/static/image/common/icon_quote_m_s.gif)
![](https://bbs.21ic.com/static/image/common/icon_quote_m_e.gif)
在verilog中使用%,/(求余和求模)时分离数码管显示
2010-11-10 15:41
- EDA 技术
- 1
- 3774
![](https://bbs.21ic.com/static/image/common/icon_quote_m_s.gif)
![](https://bbs.21ic.com/static/image/common/icon_quote_m_e.gif)
2
3
近期访客