For exceptions that occur in Thumb state, the handler return instruction (SUBS pc,lr,#4)<br />changes the program counter to the address of the next instruction to execute. Because<br />the program counter is updated before the exception is taken, the next instruction is at<br />(PC – 4). The value stored by the processor in lr_mode is therefore PC.
|