用J-link仿真时出现如下错误
Fri Feb 27 23:59:08 2015: Loaded macro file: C:\Program Files (x86)\IAR Systems\Embedded Workbench 4.0 Kickstart\arm\config\flashloader\NXP\FlashNXPLPC32k.mac
Fri Feb 27 23:59:08 2015: DLL version: V4.08k, compiled Aug 18 2009 09:40:47
Fri Feb 27 23:59:08 2015: Firmware: J-Link ARM V7 compiled Feb 15 2011 11:03:33
Fri Feb 27 23:59:08 2015: JTAG speed is initially set to: 32 kHz
Fri Feb 27 23:59:08 2015: TotalIRLen = 2, IRPrint = 0x01
Fri Feb 27 23:59:08 2015: TotalIRLen = 2, IRPrint = 0x01
Fri Feb 27 23:59:08 2015: Halting CPU core
Fri Feb 27 23:59:08 2015: Using DBGRQ to halt CPU
Fri Feb 27 23:59:08 2015: Resetting TRST in order to halt CPU
Fri Feb 27 23:59:08 2015: Halting CPU core
Fri Feb 27 23:59:08 2015: Using DBGRQ to halt CPU
Fri Feb 27 23:59:08 2015: Resetting TRST in order to halt CPU
Fri Feb 27 23:59:08 2015: Software reset was performed
Fri Feb 27 23:59:08 2015: Initial reset was performed
Fri Feb 27 23:59:08 2015: Invalid core Id. (00000000)
Fri Feb 27 23:59:16 2015: Failed to load flash loader: C:\Program Files (x86)\IAR Systems\Embedded Workbench 4.0 Kickstart\arm\config\flashloader\NXP\FlashNXPLPC32k.d79
|
|
