#申请原创#
前段时间从瑞萨官网申请一块CPKCOR-RA8D1核心板和底板，拿出来分享一下。 处理器主内核：搭载 1GHz Arm® Cortex®-M85 处理器，基于 Arm v8.1M 架构，采用 7 级超标量流水线，结合 Arm Helium™技术（MVE 矢量扩展），支持单指令多数据（SIMD）操作，可显著提升机器学习（ML）和数字信号处理（DSP）任务的效率（相比 Cortex-M7，ML 性能提升 4 倍，DSP 性能提升 3 倍）。原始计算性能可达 7300 CoreMark，具备强大的实时处理能力，适用于对算力要求较高的场景（如工业控制、智能设备等）。
核心板介绍;
关键原理图：
底板 由深圳市欣瑞利科技有限公司提供，功能更加强大
软件开发：e² studio IDE 包含了从下载示例代码到调试的所有开发过程，能轻松创建针对瑞萨电子 MCU 的项目和代码。
- #include "hal_data.h"
- FSP_CPP_HEADER
- void R_BSP_WarmStart(bsp_warm_start_event_t event);
- FSP_CPP_FOOTER
- /*******************************************************************************************************************//**
- * main() is generated by the RA Configuration editor and is used to generate threads if an RTOS is used. This function
- * is called by main() when no RTOS is used.
- **********************************************************************************************************************/
- void hal_entry(void)
- {
- /* TODO: add your own code here */
- while(1)
- {
- R_IOPORT_PinWrite(&g_ioport_ctrl, BSP_IO_PORT_10_PIN_01, BSP_IO_LEVEL_LOW);
- R_BSP_SoftwareDelay(500, BSP_DELAY_UNITS_MILLISECONDS); //LED亮 延时500ms
- R_IOPORT_PinWrite(&g_ioport_ctrl, BSP_IO_PORT_10_PIN_01, BSP_IO_LEVEL_HIGH);
- R_BSP_SoftwareDelay(2000, BSP_DELAY_UNITS_MILLISECONDS); //LED灭 延时500ms
- }
- #if BSP_TZ_SECURE_BUILD
- /* Enter non-secure code */
- R_BSP_NonSecureEnter();
- #endif
- }
- /*******************************************************************************************************************//**
- * This function is called at various points during the startup process. This implementation uses the event that is
- * called right before main() to set up the pins.
- *
- * @param[in] event Where at in the start up process the code is currently at
- **********************************************************************************************************************/
- void R_BSP_WarmStart(bsp_warm_start_event_t event)
- {
- if (BSP_WARM_START_RESET == event)
- {
- #if BSP_FEATURE_FLASH_LP_VERSION != 0
- /* Enable reading from data flash. */
- R_FACI_LP->DFLCTL = 1U;
- /* Would normally have to wait tDSTOP(6us) for data flash recovery. Placing the enable here, before clock and
- * C runtime initialization, should negate the need for a delay since the initialization will typically take more than 6us. */
- #endif
- }
- if (BSP_WARM_START_POST_C == event)
- {
- /* C runtime environment and system clocks are setup. */
- /* Configure pins. */
- R_IOPORT_Open (&IOPORT_CFG_CTRL, &IOPORT_CFG_NAME);
- #if BSP_CFG_SDRAM_ENABLED
- /* Setup SDRAM and initialize it. Must configure pins first. */
- R_BSP_SdramInit(true);
- #endif
- }
- }
- #if BSP_TZ_SECURE_BUILD
- FSP_CPP_HEADER
- BSP_CMSE_NONSECURE_ENTRY void template_nonsecure_callable ();
- /* Trustzone Secure Projects require at least one nonsecure callable function in order to build (Remove this if it is not required to build). */
- BSP_CMSE_NONSECURE_ENTRY void template_nonsecure_callable ()
- {
- }
- FSP_CPP_FOOTER
- #endif
点个灯
| 
