21ic电子技术开发论坛 › 单片机与嵌入式系统 › FPGA论坛 › Spartan-6 FPGA Configurable Logic Block

[Quartus] Spartan-6 FPGA Configurable Logic Block

楼主| sherry88 发表于 2010-8-25 10:09 | 显示全部楼层 |阅读模式

ck, logic, FPGA, Configurable, Spartan-6

Spartan-6 FPGA Configurable Logic Block

The Configurable Logic Blocks (CLBs) are the main logic resources for implementing sequential as well as combinatorial circuits. Each CLB element is connected to a switch matrix for access to the general routing matrix (shown in Figure 1). A CLB element contains a pair of slices. These two slices do not have direct connections to each other, and each slice is organized as a column. For each CLB, the slice in the bottom of the CLB is labeled as SLICE(0), and the slice in the top of the CLB is labeled as SLICE(1).

附件:请先登陆查看附件！

本帖子中包含更多资源

您需要登录才可以下载或查看，没有账号？注册

回复赏

[Quartus] Spartan-6 FPGA Configurable Logic Block

本帖子中包含更多资源

相关帖子

浏览过的版块