|
ZLG的2410开发平台设置的NK.NB0为29M，而我需要构建的系统镜像文件为36M，请问各位大侠，需要修改哪些配置文件以及如何修改？<br />以下是两个配置文件config.bib和oalAddressTable<br />1.config.bib<br /> ; NK name<br /> #define NKNAME NK<br /> <br /> ; NK Start address<br /> #define NKSTART 8C200000<br /> #define NKLEN 01D00000<br /> <br /> #define RAMSTART 8E000000<br /> #define RAMLEN 01F00000<br /><br /> $(NKNAME) $(NKSTART) $(NKLEN) RAMIMAGE<br /> RAM $(RAMSTART) $(RAMLEN) RAM<br /><br />; NK 80040000 01EB0000 RAMIMAGE<br />; RAM 8c200000 01C00000 RAM<br /><br />; Common RAM areas<br /> AUD_DMA 8c002000 00002000 RESERVED <br /> DRV_GLB 8c010000 00010000 RESERVED<br /> DBGSER_DMA 8c022000 00002000 RESERVED<br /> SER_DMA 8c024000 00002000 RESERVED<br /> IR_DMA 8c026000 00002000 RESERVED<br /> SD_DMA 8c028000 00008000 RESERVED<br /> EDBG 8c030000 00020000 RESERVED<br /> CPXIPCHAIN 8c050000 00008000 RESERVED<br /> SLEEP_BUFF 8c058000 00004000 RESERVED<br /> DISPLAY 8c100000 00100000 RESERVED <br /><br /><br />CONFIG<br /><br /> AUTOSIZE=ON<br /> COMPRESSION=ON<br /> KERNELFIXUPS=ON<br /><br /><br />IF IMGPROFILER <br /> PROFILE=ON<br />ENDIF<br />IF IMGPROFILER !<br /> PROFILE=OFF<br />ENDIF<br /><br /> <br /> ROMFLAGS=0 <br /><br /> ROMSTART=$(NKSTART)<br /> ROMWIDTH=32<br /> ROMSIZE=$(NKLEN)<br /><br /><br />;#define CHAIN_ADDRESS 81E40000<br />; CHAIN $(CHAIN_ADDRESS) 00001000 RESERVED<br />; pdwXIPLoc 00000000 $(CHAIN_ADDRESS) FIXUPVAR<br /><br />; NK 80040000 01E00000 RAMIMAGE<br />; CHAIN 81E40000 00001000 RESERVED<br />; DRIVERS 81E41000 001BF000 RAMIMAGE<br /><br />; RESERVE 8df00000 00080000<br />; RAM 8c200000 01D00000 RAM<br /><br /><br /><br />2.oalAddressTable<br />oalAddressTable<br /><br /> ;DCD 0x80000000, 0x32000000, 32 ; 32 MB DRAM BANK 6<br /> DCD 0x80000000, 0x02000000, 30 ; 30 MB SROM(SRAM/ROM) BANK 0<br /> DCD 0x82000000, 0x08000000, 32 ; 32 MB SROM(SRAM/ROM) BANK 1<br /> DCD 0x84000000, 0x10000000, 32 ; nGCS2: PCMCIA/PCCARD<br /> DCD 0x86000000, 0x18000000, 32 ; 32 MB SROM(SRAM/ROM) BANK 3<br /> DCD 0x88000000, 0x20000000, 32 ; 32 MB SROM(SRAM/ROM) BANK 4<br /> DCD 0x8A000000, 0x28000000, 32 ; 32 MB SROM(SRAM/ROM) BANK 5<br /> DCD 0x8C000000, 0x30000000, 64 ; 64 MB DRAM BANK 6<br /> DCD 0x90800000, 0x48000000, 1 ; Memory control register<br /> DCD 0x90900000, 0x49000000, 1 ; USB Host register<br /> DCD 0x90A00000, 0x4A000000, 1 ; Interrupt Control register<br /> DCD 0x90B00000, 0x4B000000, 1 ; DMA control register<br /> DCD 0x90C00000, 0x4C000000, 1 ; Clock & Power register<br /> DCD 0x90D00000, 0x4D000000, 1 ; LCD control register<br /> DCD 0x90E00000, 0x4E000000, 1 ; NAND flash control register<br /> DCD 0x91000000, 0x50000000, 1 ; UART control register<br /> DCD 0x91100000, 0x51000000, 1 ; PWM timer register<br /> DCD 0x91200000, 0x52000000, 1 ; USB device register<br /> DCD 0x91300000, 0x53000000, 1 ; Watchdog Timer register<br /> DCD 0x91400000, 0x54000000, 1 ; IIC control register<br /> DCD 0x91500000, 0x55000000, 1 ; IIS control register<br /> DCD 0x91600000, 0x56000000, 1 ; I/O Port register<br /> DCD 0x91700000, 0x57000000, 1 ; RTC control register<br /> DCD 0x91800000, 0x58000000, 1 ; A/D convert register<br /> DCD 0x91900000, 0x59000000, 1 ; SPI register<br /> DCD 0x91A00000, 0x5A000000, 1 ; SD Interface register<br /> DCD 0x92000000, 0x00000000, 32 ; 32 MB SROM(SRAM/ROM) BANK 0<br /> DCD 0x00000000, 0x00000000, 0 ; end of table<br /><br />;------------------------------------------------------------------------------<br /><br /> END<br /> |
|
楼主
