CY8C52 主要特性:
• 32-bit ARM Cortex-M3 CPU core
DC to 40 MHz operation
Flash program memory, up to 256 KB, 100,000 write cycles, 20 year retention, multiple security features
Up to 64 KB SRAM memory
2 KB EEPROM memory, 1 million cycles, 20 years retention
24 channel DMA with multilayer AHB bus access
• Programmable chained descriptors and priorities
• High bandwidth 32-bit transfer support
Low voltage, ultra low power
Wide operating voltage range: 0.5 V to 5.5 V
High efficiency boost regulator from 0.5 V input to 1.8 V to 5.0 V output
2 mA at 6 MHz
Low power modes including:
• 2 μA sleep mode with real time clock and low voltage detect (LVD) interrupt
• 300 nA hibernate mode with RAM retention
Versatile I/O system
28 to 72 I/O (62 GPIO, 8 SIO, 2 USBIO[1])
Any GPIO to any digital or analog peripheral routability
LCD direct drive from any GPIO, up to 46x16 segments
CapSense® support from any GPIO[4]
1.2 V to 5.5 V I/O interface voltages, up to 4 domains
Maskable, independent IRQ on any pin or port
Schmitt trigger TTL inputs
All GPIO configurable as open drain high/low, pull up/down, High-Z, or strong output
Configurable GPIO pin state at power on reset (POR)
25 mA sink on SIO
Digital peripherals
20 to 24 programmable PLD based Universal Digital Blocks
Full CAN 2.0b 16 RX, 8 TX buffers[1]
Full-Speed (FS) USB 2.0 12 Mbps using internal oscillator[1]
Four 16-bit configurable timer, counter, and PWM blocks
Library of standard peripherals
• 8, 16, 24, and 32-bit timers, counters, and PWMs
• SPI, UART, I2C
• Many others available in catalog
Library of advanced peripherals
• Cyclic Redundancy Check (CRC)
• Pseudo Random Sequence (PRS) generator
• LIN Bus 2.0
• Quadrature decoder
Analog peripherals (1.71 V VDDA 5.5 V)
1.024 V±0.1% internal voltage reference across -40 C to +85 C (14 ppm/_ C)
SAR ADC, 12-bit at 1 Msps
One 8-bit, 8 Msps IDAC or 1 Msps VDAC
Two comparators with 75 ns response time
CapSense support
Programming, debug, and trace
JTAG (4 wire), Serial Wire Debug (SWD) (2 wire), Single Wire Viewer (SWV), and TRACEPORT interfaces
Cortex-M3 flash Patch and Breakpoint (FPB) block
Cortex-M3 Embedded Trace Macrocell™ (ETM™) generates an instruction trace stream.
Cortex-M3 Data Watchpoint and Trace (DWT) generates data trace information
Cortex-M3 Instrumentation Trace Macrocell (ITM) can be used for printf-style debugging
DWT, ETM, and ITM blocks communicate with off-chip debug and trace systems via the SWV or TRACEPORT
Bootloader programming supportable through I2C, SPI, UART, USB, and other interfaces
Precision, programmable clocking
3 to 24 MHz internal oscillator over full temperature and voltage range
4 to 33 MHz crystal oscillator for crystal PPM accuracy
Internal PLL clock generation up to 40 MHz
32.768 kHz watch crystal oscillator
Low power internal oscillator at 1, 33, and 100 kHz
Temperature and packaging
-40 C to +85 C degrees industrial temperature
68-pin QFN and 100-pin TQFP package options |
楼主
标题置顶
标题高亮
