打印
[资料分享]

Power-supply sequencing for FPGAs

[复制链接]
338|1
手机看帖
扫描二维码
随时随地手机跟帖
跳转到指定楼层
楼主
deadtime|  楼主 | 2020-8-5 20:27 | 只看该作者 回帖奖励 |倒序浏览 |阅读模式
Power-supply sequencing is an important aspect to consider when designing with a field programmable gate array(FPGA). Typically, FPGA vendors specify power-sequencing requirements because an FPGA can require anywherefrom three to over ten rails.By following the recommended power sequence, excessive current draw during startup can be avoided, which inturn prevents damage to devices. Sequencing the powersupplies in a system can be accomplished in several ways.This article elaborates on sequencing solutions that can beimplemented based on the level of sophistication neededby a system.Sequencing solutions addressed in this article are:1. Cascading PGOOD pin into enable pin2. Sequencing using a reset IC3. Analog up/down sequencers4. Digital system health monitors with PMBus interface

Power-supply sequencing for FPGAs.pdf (771.56 KB)

使用特权

评论回复

相关帖子

沙发
xyz549040622| | 2020-8-23 16:42 | 只看该作者
支持下,谢谢分享!

使用特权

评论回复
发新帖 我要提问
您需要登录后才可以回帖 登录 | 注册

本版积分规则

44

主题

470

帖子

2

粉丝