MC16C550 UART with Built-in Auto Level Control 010-51663026
说明
The MC16550 is an improved version of the original GM16450 Universal synchronous Receiver/Transmitter (UART). Functionally identical to the GM16450 on power up (CHARACTER mode)* the MC16550 can be put into an alternate mode (FIFO mode) to relieve the CPU of excessive software overhead. In this mode internal FIFOs are activated allowing 16 bytes (plus 3 bits of error data per byte in the RCVR FIFO) to be stored in both receive and transmit modes. All the logic is on chip to minimize system overhead and maximize system efficiency. Two pin functions have been changed to allow signaling of DMA transfers. The UART performs serial-to-parallel conversion on data characters received from a peripheral device or a MODEM, and parallel-to-serial conversion on data characters received from the CPU. The CPU can read the complete status of the UART at any time during the functional operation. Status information reported includes the type and condition of the transfer operations being performed by the UART, as well as any error conditions (parity, overrun, framing, or break interrupt). The UART includes a programmable baud rate generator that is capable of dividing the timing reference clock input by divisors of 1 to (216 -1), and producing a 16 × clock for driving the internal transmitter logic. Provisions are also included to use this 16 × clock to drive the receiver logic. The UART has complete MODEM-control capability, and a processor-interrupt system. Interrupts can be programmed to the user's requirements, minimizing the computing required to handle the communications link. The UART is fabricated using National Semiconductor's advanced M2CMOS process.
Block Diagram
特性
Capable of running all existing GM16450 software.
Pin for pin compatible with the existing GM16450 except for CSOUT (24) and NC (29).
The former CSOUT and NC pins are nTXRDY and nRXRDY, respectively.
After reset, all registers are identical to the 16450 register set.
In the FIFO mode transmitter and receiver are each buffered with 16 byte FIFO's to reduce the
number of interrupts presented to the CPU.
Adds or deletes standard asynchronous communication bits (start, stop, and parity) to or from the serial data.
Holding and shift registers in the 16450 Mode eliminate the need for precise synchronization between the CPU and serial data.
Independently controlled transmit, receive, line status, and data set interrupts.
Programmable baud generator divides any input clock by 1 to (216 1) and generates the 16 × clock.
Independent receiver clock input.
MODEM control functions (CTS, RTS, DSR, DTR, RI, and DCD).
Fully programmable serial-interface
characteristics:
― 5, 6, 7, or 8-bit characters
― Even, odd, or no-parity bit generation and detection
― 1, 1(1/2), or 2 stop bit generation
― Baud generation (DC to 1.5M baud).
False start bit detection.
Complete status reporting capabilities.
TRI-STATEE TTL drive for the data and control buses.
Line break generation and detection.
Internal diagnostic capabilities:
― Loopback controls for communications
link fault isolation
― Break, parity, overrun, framing error simulation.
Full prioritized interrupt system controls.
ADI 全线产品小批量服务中心
北京蓝景世纪科技开发有限责任公司
地址：北京市海淀区知春路128号泛亚大厦1892B
电话：010-51663026 ,82626934
传真：010-51664726
邮件： marketing@bluechipsemi.com
www.bluechipsemi.com |
楼主
标题置顶
标题高亮
