|
ADI公司的HSC-ADC-EVALCZ是采用Xilinx Virtex-4 FPGA的高速ADC评估平台,能从ADI高速ADC评估板中捕获数字数据.平台通过USB端口连接到PC,采用VisualAnalog®快速评估高速ADC的性能,与之配套的有ADI ADC高速评估板,信号源和时钟源.平台具有64 kB FIFO深度, 644 MSPS SDR 和800 MSPS DDR并行输入,支持1.8 V, 2.5 V和3.3 V CMOS与LVDS接口,支持高达18位的多个ADC通路.本文介绍了HSC-ADC-EVALCZ评估平台产品亮点和主要特性,功能框图以及电路图,材料清单与PCB元件布局图。
The HSC-ADC-EVALCZ high speed converter evaluation platform uses an FPGA based buffer memory board to capture blocks of digital data from the Analog Devices high speed analog-to-digital converter (ADC) evaluation boards. The board is connected to the PC through a USB port and is used with VisualAnalog® to quickly evaluate the performance of high speed ADCs. The evaluation kit is easy to set up. Additional equipment needed includes an Analog Devices high speed ADC evaluation board, a signal source, and a clock source. Once the kit is connected and powered, the evaluation is enabled instantly on the PC.
HSC-ADC-EVALCZ评估平台产品亮点:
1. Easy to Set Up. Connect the included power supply along with the CLK and AIN signal sources to the two evaluation boards. Then connect to the PC via the USB port and evaluate the performance instantly.
2. USB Port Connection to PC. PC interface is via a USB 2.0 connection (1.1 compatible) to the PC. A USB cable is provided in the kit.
3. 64 kB FIFO. The on-board FPGA contains an integrated FIFO to store data captured from the ADC for subsequent processing.
4. Up to 644 MSPS SDR/800 MSPS DDR Encode Rates on Each Channel. Multichannel ADCs with encode rates up to 644 MSPS SDR and 800 MSPS DDR can be used with the ADC capture board.
5. Supports ADCs with Serial Port Interface or SPI. Some ADCs include a feature set that can be changed via the SPI. The ADC capture board supports these SPI-driven features through the existing USB connection to the computer without additional cabling needed.
6. VisualAnalog™. VisualAnalog supports the HSC-ADC-EVALC hardware platform as well as enabling virtual ADC evaluation using ADIsimADC™, Analog Devices proprietary behavioral modeling technology. This allows rapid compari-son between multiple ADCs, with or without hardware evaluation boards.
HSC-ADC-EVALCZ评估平台主要特性:
Xilinx Virtex-4 FPGA-based buffer memory board
Used for capturing digital data from high speed ADC evaluation boards to simplify evaluation
64 kB FIFO depth
Parallel input at 644 MSPS SDR and 800 MSPS DDR
Supports 1.8 V, 2.5 V, and 3.3 V CMOS and LVDS interfaces
Supports multiple ADC channels up to 18 bits
Measures performance with VisualAnalog
Real-time FFT and time domain analysis
Analyzes SNR, SINAD, SFDR, and harmonics
Simple USB port interface (2.0)
Supports ADCs with serial port interfaces (SPI)
FPGA reconfigurable via JTAG, on-board EPROM, or USB
On-board regulator circuit speeds setup
5 V, 3 A switching power supply included
Compatible with Windows 98 (2nd edition), Windows 2000, Windows ME, and Windows XP
EQUIPMENT NEEDED
Analog signal source and antialiasing filter
Low jitter clock source
High speed ADC evaluation board and ADC data sheet
PC running Windows 98 (2nd edition), Windows 2000, Windows ME, or Windows XP
Latest version of VisualAnalog
USB 2.0 port recommended (USB 1.1 compatible)
![]()
图1.HSC-ADC-EVALCZ评估平台功能框图
![]()
图2.HSC-ADC-EVALCZ评估平台外形和元件分布图
![]()
图3.HSC-ADC-EVALCZ评估平台电路图(1)
![]()
图4.HSC-ADC-EVALCZ评估平台电路图(2)
![]()
图5.HSC-ADC-EVALCZ评估平台电路图(3)
![]()
图6.HSC-ADC-EVALCZ评估平台电路图(4)
![]()
图7.HSC-ADC-EVALCZ评估平台电路图(5)
![]()
图8.HSC-ADC-EVALCZ评估平台电路图(6)
![]()
图9.HSC-ADC-EVALCZ评估平台电路图(7)
![]()
图10.HSC-ADC-EVALCZ评估平台电路图(8)
![]()
图11.HSC-ADC-EVALCZ评估平台电路图(9)
![]()
图12.HSC-ADC-EVALCZ评估平台电路图(10)
![]()
![]()
图13.HSC-ADC-EVALCZ评估平台电路图(11)
![]()
图14.HSC-ADC-EVALCZ评估平台电路图(12)
![]()
图15.HSC-ADC-EVALCZ评估平台电路图(13)
HSC-ADC-EVALCZ评估平台材料清单:
![]()
![]()
![]()
![]()
图16.HSC-ADC-EVALCZ评估平台PCB元件布局图(顶层)
![]()
图17.HSC-ADC-EVALCZ评估平台PCB元件布局图(底层) | 
楼主
标题置顶
标题高亮
