|
VDDIOM and VDDIOP must NOT be powered until VDDCORE has reached a level superior<br />or equal to Vth+ (0.5V).<br />-- VDDIOM and VDDIOP must be ≥ 0.7V within (T2 + T3) after VDDCORE reaches<br />Vth+ (0.5V).<br />-- VDDIOM and VDDIOP must reach Voh (2.6V) within (T2 +T3 +T4) after VDDCORE has<br />reached Vth+ (0.5V).<br />-- T2 = Tres = 30 μs<br />-- T3 = 3 x Tslck<br />-- T4 = 14 x Tslck<br />Tsclk min (22 μs) is obtained for the maximum frequency of the internal RC oscillator (44 kHz).<br />This gives:<br />-- T2 = Tres = 30 μs<br />-- T3 = 66 μs<br />-- T4 = 308 μs<br />
|
楼主
