打印

【活动贴】捡起基础之特殊I/O

[复制链接]
885|2
手机看帖
扫描二维码
随时随地手机跟帖
跳转到指定楼层
楼主
LMQQ|  楼主 | 2013-2-13 23:06 | 只看该作者 回帖奖励 |倒序浏览 |阅读模式
I/O, ce, ic, ev, pi
本帖最后由 GoldSunMonkey 于 2013-2-13 23:07 编辑

cyclone IV device handbook.pdf有比较详细的说明。

conf_done当device被配置文件后,为高电平

nconfig 程序正常运行为高电平

FPGA里面有一个internal oscillator for initialization,cyclone IV E里面是40M

  

CLKUSR


during POR(power up reset),the device resets,hold nstatus and conf_done low.

while nconfig  low,the device is in reset.you can begin reconfiguration by pulling nconfig pin low

when nconfig goes high,the device exits reset and release the open-drain nstatus pin,which is then pulled high by an external 10k pull-up resister

after nstatus is released,the device is ready to receive configuration data and the configuration stage starts.



cofiguration data is latched into cyclone iv device at each DCLK cycle


DATA0,DCLK , nCSO , ASDO连接EPCSX

the nCSO pin function as FLASH_nCE pin in AP mode,the ASDO pin functions as the DATA[1] pin in AP and FPP modes.

the nCEO is left unconnected or used as a user I/O pin when it does not feed nCE pin of another device.


JTAG下载口TDI , TDO , TMS , TCK

当使用JTAG,确保nCE是低电平


相关帖子

沙发
GoldSunMonkey| | 2013-2-13 23:30 | 只看该作者
感谢支持啊

使用特权

评论回复
板凳
星星之火红| | 2013-2-14 22:21 | 只看该作者
GoldSunMonkey 发表于 2013-2-13 23:30
感谢支持啊

不错啊

使用特权

评论回复
发新帖 我要提问
您需要登录后才可以回帖 登录 | 注册

本版积分规则

153

主题

401

帖子

1

粉丝