|
Please send your resume to yinwen372@163.com with subject "Apply ASIC designer_yourname" if you are interested in our position.Thanks!<br />Job description(Expr hiring,internal referal)<br />Job Scopes & Responsibilities:<br />IBM ASIC/back-end design engineer is resposible for physical implementation of very large scale CMOS SoC/ASIC design from netlist handover to GDS tapeout, based on IBM 90nm, 65nm, 45nm and beyond technology with IBM/industry leading EDA tools. The work scope includes one or more of following areas:<br />- Supporting customer on IBM IP core usage, IO selection and netlist preparation/synthesis.<br />- Working with customer to define physical implementation strategies including logic partition, design planning, etc.<br />- Top level insertion and netlist processing, including IO assignment/insertion, JTAG structure building, scan chain & BIST insertion, etc.<br />- DFT verification and formal verification<br />- Timing assertions/constraints specification and verification, STA analysis and design timing closure;<br />- Physical design, floorplanning, I/O planning, physical synthesis, clock tree generation and tuning, place &route;<br />- Physical verification and reliability verification;<br />- ASIC package design, image(power bus) creating and verification<br />- On chip and package power bus analysis, chip and system cominbational SI/PI analysis.<br />- Design signoff<br />- Coordinating with other IBM function teams to support the related problem solving during SoC/ASIC design execution.<br />The candidate would also have future extended responsibility participating in the design planning and sizing for the advanced ASIC/SoC chips, and development, deployment and other application engineering support of the design methodology. |
|
楼主
