打印
[verilog]

Xilinx Virtex-7 FPGA VC707评估方案

[复制链接]
2739|5
手机看帖
扫描二维码
随时随地手机跟帖
跳转到指定楼层
楼主
gaochy1126|  楼主 | 2012-7-20 18:16 | 只看该作者 回帖奖励 |倒序浏览 |阅读模式
Xilinx公司的7系列FPGA产品包括Artix™-7系列, Kintex™-7系列和Virtex®-7系列,具有低成本,小尺寸,高性价比和大容量以及超高端连接带宽,逻辑功能和信号处理能力等特性,适合要求最严格的高性能应用.本文介绍了Xilinx 7系列FPGA主要特性,7系列三种FPGA性能比较表,以及Virtex-7 FPGA主要特性, Virtex-7 FPGA评估板VC707主要特性, 方框图,电路图和材料清单.

Xilinx® 7 series FPGAs comprise three new FPGA families that address the complete range of system requirements, ranging from low cost, small form factor, cost-sensitive, high-volume applications to ultra high-end connectivity bandwidth, logic capacity, and signal processing capability for the most demanding high-performance applications. The 7 series devices are the programmable silicon foundation for Targeted Design Platforms that enable designers to focus on innovation from the outset of their development cycle. The 7 series FPGAs include:

• Artix™-7 Family: Optimized for lowest cost and power with small form-factor packaging for the highest volume applications.

• Kintex™-7 Family: Optimized for best price-performance with a 2X improvement compared to previous generation, enabling a new class of FPGAs.

• Virtex®-7 Family: Optimized for highest system performance and capacity with a 2X improvement in system performance. Highest capability devices enabled by stacked silicon interconnect (SSI) technology.

Built on a state-of-the-art, high-performance, low-power (HPL), 28 nm, high-k metal gate (HKMG) process technology, 7 series FPGAs enable an unparalleled increase in system performance with 2.9 Tb/s of I/O bandwidth, 2 million logic cell capacity, and 5.3 TMAC/s DSP, while consuming 50% less power than previous generation devices to offer a fully programmable alternative to ASSPs and ASICs. All 7 series devices share a scalable, optimized fourth-generation Advanced Silicon Modular Block (ASMBL™) column-based architecture that reduces system development and deployment time with simplified design portability.

Xilinx 7系列FPGA主要特性:

• Advanced high-performance FPGA logic based on real 6-input lookup table (LUT) technology configurable as distributed memory.

• 36 Kb dual-port block RAM with built-in FIFO logic for on-chip data buffering.

• High-performance SelectIO™ technology with support for DDR3 interfaces up to 1,866 Mb/s.

• High-speed serial connectivity with built-in multi-gigabit transceivers from 600 Mb/s to maximum rates of 6.6 Gb/s up to 28.05 Gb/s, offering a special low-power mode, optimized for chip-to-chip interfaces.

• A user configurable analog interface (XADC), incorporating dual 12-bit 1MSPS analog-to-digital converters with on-chip thermal and supply sensors.

• DSP slices with 25 x 18 multiplier, 48-bit accumulator, and pre-adder for high performance filtering, including optimized symmetric coefficient filtering.

• Powerful clock management tiles (CMT), combining phase-locked loop (PLL) and mixed-mode clock manager (MMCM) blocks for high precision and low jitter.

• Integrated block for PCI Express® (PCIe), for up to x8 Gen3 Endpoint and Root Port designs.

• Wide variety of configuration options, including support for commodity memories, 256-bit AES encryption with HMAC/SHA-256 authentication, and built-in SEU detection and correction.

• Low-cost, wire-bond, lidless flip-chip, and high signal integrity flipchip packaging offering easy migration between family members in the same package. All packages available in Pb-free and selected packages in Pb option.

• Designed for high performance and lowest power with 28 nm, HKMG, HPL process, 1.0V core voltage process technology and 0.9V core voltage option for even lower power.

7系列比较表:

相关帖子

沙发
gaochy1126|  楼主 | 2012-7-20 18:16 | 只看该作者
Xilinx公司的7系列FPGA产品包括Artix™-7系列, Kintex™-7系列和Virtex®-7系列,具有低成本,小尺寸,高性价比和大容量以及超高端连接带宽,逻辑功能和信号处理能力等特性,适合要求最严格的高性能应用.本文介绍了Xilinx 7系列FPGA主要特性,7系列三种FPGA性能比较表,以及Virtex-7 FPGA主要特性, Virtex-7 FPGA评估板VC707主要特性, 方框图,电路图和材料清单.

Xilinx® 7 series FPGAs comprise three new FPGA families that address the complete range of system requirements, ranging from low cost, small form factor, cost-sensitive, high-volume applications to ultra high-end connectivity bandwidth, logic capacity, and signal processing capability for the most demanding high-performance applications. The 7 series devices are the programmable silicon foundation for Targeted Design Platforms that enable designers to focus on innovation from the outset of their development cycle. The 7 series FPGAs include:

• Artix™-7 Family: Optimized for lowest cost and power with small form-factor packaging for the highest volume applications.

• Kintex™-7 Family: Optimized for best price-performance with a 2X improvement compared to previous generation, enabling a new class of FPGAs.

• Virtex®-7 Family: Optimized for highest system performance and capacity with a 2X improvement in system performance. Highest capability devices enabled by stacked silicon interconnect (SSI) technology.

Built on a state-of-the-art, high-performance, low-power (HPL), 28 nm, high-k metal gate (HKMG) process technology, 7 series FPGAs enable an unparalleled increase in system performance with 2.9 Tb/s of I/O bandwidth, 2 million logic cell capacity, and 5.3 TMAC/s DSP, while consuming 50% less power than previous generation devices to offer a fully programmable alternative to ASSPs and ASICs. All 7 series devices share a scalable, optimized fourth-generation Advanced Silicon Modular Block (ASMBL™) column-based architecture that reduces system development and deployment time with simplified design portability.

Xilinx 7系列FPGA主要特性:

• Advanced high-performance FPGA logic based on real 6-input lookup table (LUT) technology configurable as distributed memory.

• 36 Kb dual-port block RAM with built-in FIFO logic for on-chip data buffering.

• High-performance SelectIO™ technology with support for DDR3 interfaces up to 1,866 Mb/s.

• High-speed serial connectivity with built-in multi-gigabit transceivers from 600 Mb/s to maximum rates of 6.6 Gb/s up to 28.05 Gb/s, offering a special low-power mode, optimized for chip-to-chip interfaces.

• A user configurable analog interface (XADC), incorporating dual 12-bit 1MSPS analog-to-digital converters with on-chip thermal and supply sensors.

• DSP slices with 25 x 18 multiplier, 48-bit accumulator, and pre-adder for high performance filtering, including optimized symmetric coefficient filtering.

• Powerful clock management tiles (CMT), combining phase-locked loop (PLL) and mixed-mode clock manager (MMCM) blocks for high precision and low jitter.

• Integrated block for PCI Express® (PCIe), for up to x8 Gen3 Endpoint and Root Port designs.

• Wide variety of configuration options, including support for commodity memories, 256-bit AES encryption with HMAC/SHA-256 authentication, and built-in SEU detection and correction.

• Low-cost, wire-bond, lidless flip-chip, and high signal integrity flipchip packaging offering easy migration between family members in the same package. All packages available in Pb-free and selected packages in Pb option.

• Designed for high performance and lowest power with 28 nm, HKMG, HPL process, 1.0V core voltage process technology and 0.9V core voltage option for even lower power.

7系列比较表:

使用特权

评论回复
板凳
gaochy1126|  楼主 | 2012-7-20 18:17 | 只看该作者
•10/100/1000 tri-speed Ethernet PHY

•USB-to-UART bridge

•HDMI codec

•I2C bus

•I2C MUX

•I2C EEPROM (1 KB)

•USER I2C programmable LVDS oscillator

•DDR3 SODIMM socket

•HDMI codec

•FMC1 HPC connector

•FMC2 HPC connector

•SFP+ connector

•I2C programmable jitter-attenuating precision clock multiplier

•Status LEDs

•Ethernet status

•Power good

•FPGA INIT

•FPGA DONE

•User I/O

•USER LEDs (eight GPIO)

•User pushbuttons (five directional)

•CPU reset pushbutton

•User DIP switch (8-pole GPIO)

•User SMA GPIO connectors (one pair)

•LCD character display (16 characters x 2 lines)

•• Switches

•Power on/off slide switch

•Configuration mode DIP switch

•VITA 57.1 FMC1 HPC Connector

•VITA 57.1 FMC2 HPC Connector

•Power management

•PMBus voltage and current monitoring via TI power controller

•XADC header

•Configuration options

•Linear BPI Flash memory

•USB JTAG configuration port

•Platform cable header JTAG configuration port

图1.评估板VC707方框图

图2.评估板VC707外形图和元件分布图
评估板VC707元件分布表:

VC707评估板电路图见:
https://secure.xilinx.com/webreg/clickthrough.do?cid=181656&license=RefDesLicense&filename=vc707_Schematic_xtp135_rev1_0.pdf
VC707评估板材料清单见:
https://secure.xilinx.com/webreg/clickthrough.do?cid=181642&license=RefDesLicense&filename=vc707_BOM_rdf0154_rev1_0.zip
详情请见:
http://www.xilinx.com/support/documentation/data_sheets/ds183_Virtex_7_Data_Sheet.pdf

http://www.xilinx.com/support/documentation/boards_and_kits/ug885_VC707_Eval_Bd.pdf

使用特权

评论回复
地板
yzm520xilinx| | 2012-7-23 16:58 | 只看该作者
V7除了两个封装支持3.3V以外,其余全部只能支持1.8V。
不知道这相比V6只支持2.5V有多大改进????

使用特权

评论回复
5
GoldSunMonkey| | 2012-7-23 20:23 | 只看该作者
V7除了两个封装支持3.3V以外,其余全部只能支持1.8V。
不知道这相比V6只支持2.5V有多大改进????
yzm520xilinx 发表于 2012-7-23 16:58
改进很大啊

使用特权

评论回复
6
GoldSunMonkey| | 2012-7-23 20:30 | 只看该作者
可以分不同的方面啊

使用特权

评论回复
发新帖 我要提问
您需要登录后才可以回帖 登录 | 注册

本版积分规则

1030

主题

11276

帖子

25

粉丝