| 
 
| xilinx rapidIO IP example_design工程translate总是出错,和chipscope文件下的文件有关,如果用.v文件出现以下错误,如果用.xco文件则编译时提示重新获取IP,一直获取但是获取不到。(其中一个错误) ERROR:NgdBuild:604 - logical block 'rio_de_wrapper/rio_ila1_gen.i_rio_ila' with
 type 'rio_ila' could not be resolved. A pin name misspelling can cause this,
 a missing edif or ngc file, case mismatch between the block name and the edif
 or ngc file name, or the misspelling of a type name. Symbol 'rio_ila' is not
 supported in target 'virtex6'.
 如果把工程中和chipscope文件夹下相关文件全部屏蔽不例化,自己添加.cdc文件,则最后place & route不能通过。
 请问各位这改怎么办
 | 
 |